Motorola MVME2400 Series Programmer's Reference Manual page 325

Vme processor module
Hide thumbs Also See for MVME2400 Series:
Table of Contents

Advertisement

PHB Register values
PREP Memory Map
1-11
PHB registers
2-40
PHB-Detected Errors Destination Register
2-119
PHB-Detected Errors Vector/Priority Regis-
ter
2-118
PIB
8259 interrupts
5-4
PIB interrupt handler block diagram
PIB PCI/ISA interrupt assignments
pipelining
removing
2-7
PMC slots
described
1-5
PowerPC 60x address to ROM/Flash address
mapping with 2, 32-bit or 1, 64-bit
3-20
PowerPC 60x bus to ROM/Flash access tim-
ing using 32/64-bit devices
PowerPC 60x bus to ROM/Flash access tim-
ing using 8-bit devices
PowerPC 60x to ROM/Flash address map-
ping when ROM/Flash is 16 bits
wide (8 bits per Falcon)
PowerPC 60x to ROM/Flash address map-
ping with 2, 8-bit devices
Power-Up Reset status bit
3-45
PPC
address mapping
2-5
contention with PCI
2-44
PPC Arbiter
debug functions
2-16
parking modes
2-16
prioritization schemes
2-16
PPC Arbiter Control Register
PPC Bus
interface limits
2-5
PPC Bus Address Space
2-19
PPC bus arbiter
2-15
PPC Bus features
2-1
PPC Bus Interface
2-1
http://www.motorola.com/computer/literature
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
PPC bus timer
PPC devices
as little endian
when Big-Endian
PPC Error Address Register
PPC Error Attribute Register - EATTR
PPC Error Enable Register
PPC Error Status Register
PPC Master
5-5
Bug Hog
5-6
doing prefetched reads
read ahead mode
PPC master
PPC Parity
PPC registers
PPC slave
role
PPC Slave Address (3) Register
PPC Slave Address Register
3-10
PPC Slave Offset/Attribute (0,1 and 2) Reg-
3-10
PPC60x Data Parity
PREP Memory Map
Universe II PCI Register Values
3-19
PREP memory map
PHB PCI Register Values
3-19
PHB Register values
PREP memory map example
Prescaler Adjust Register
priority schemes
described (PCI arbiter)
PRK
as used in arbitration parking
processor CHRP memory map
Processor Init Register
2-71
processor memory map
processor memory maps
processor PREP memory map
processor/memory domain
MPC604
product overview - features
Universe II
2-17
2-39
2-38
2-81
2-77
2-79
2-14
2-13
2-12
2-10
2-17
2-66
2-7
2-85
2-86
isters
2-87
3-13
1-16
1-11
1-10
2-74
2-35
2-37
1-7
2-110
1-6
1-6
1-10
5-13
4-1
2-82
1-17
I
N
D
E
X
IN-7

Advertisement

Table of Contents
loading

Table of Contents