Cirrus Logic CS42L42 Manual page 95

Low-power audio codec with soundwire-i2s/tdm and audio processing
Table of Contents

Advertisement

Example 5-3. SoundWire Power-Up Sequence (Cont.)
S
T
TEP
ASK
14 Configure Port 3 (S/PDIF data)
14.1 Port 3 Offset Control 1—
Bank 1
14.2 Port 3 Offset Control 2—
Bank 1
14.3 Port 3 Prepare Control
14.4 Read Port 3 prepare
status. Repeat until value
is 0x00.
14.5 Port 3 Channel Enable—
Bank 1
15 SCP Frame Control—Bank 1
5.3.2
SoundWire Power-Down Sequence with Clock Stop
Ex. 5-4
powers down ADC record, HP playback, and S/PDIF Tx playback from SoundWire. This example sequence is a
minimum configuration specifically for
48-kHz sample-interval rate, and 64 x 8 SoundWire frame, as described in
Different SWIRE_CLK, sample interval rates, or SoundWire frames may require additional configurations.
If clock stop is not used, omit Steps 10–15.
This procedure assumes that Bank 1 is the initial active SoundWire register bank.
Example 5-4. SoundWire Power-Down Sequence
S
T
TEP
ASK
1
Configure the DAC/ADC mixer channels.
1.1 Mute Mixer A input.
1.2 Mute the mixer ADC
input.
1.3 Mute Mixer B input.
Mute Channel A and B
1.4
inputs.
2
Disable Port 1, 2, 3 channels
2.1 Write to inactive Bank 0.
(Port 1–14 Channel
Enable–Bank 0)
2.2 Write. Trigger bank
switch to Bank 0.
DS1083F2
R
/B
EGISTER
IT
DP3 Offset Control 1 (Banked,
Section
OFFSET1
DP3 Offset Control 2 (Banked,
Section
OFFSET2
DP3 Prepare Control
(Section
7.2.6). 0x0305
Reserved
PREPARE_CHANNEL2
PREPARE_CHANNEL1
DP3 Prepare Status
(Section
7.2.5). 0x0304
Reserved
NOT_FINISHED_CHANNEL2
NOT_FINISHED_CHANNEL1
DP3 Channel Enable (Banked,
Reserved
CHANNEL_EN2
CHANNEL_EN1
SCP Frame Control
(Banked,
Section
ROW_CONTROL
COLUMN_CONTROL
Ex.
4-3. This sequence configures the CS42L42 for SWIRE_CLK = 12.288 MHz,
R
/B
EGISTER
IT
Mixer Channel A Input
Volume.
Reserved
MIXER_CHA_VOL
Mixer ADC Input
Volume.
0x2302
Reserved
MIXER_ADC_VOL
Mixer Channel B Input
Volume.
Reserved
MIXER_CHB_VOL
HP Control. 0x2001
Reserved
ANA_MUTE_B
ANA_MUTE_A
FULL_SCALE_VOL
Reserved
DP1–14 Channel Enable 0x0F20
Reserved
CHANNEL_EN2
CHANNEL_EN1
SCP Frame Control
(Banked,
ROW_CONTROL
COLUMN_CONTROL
F
V
IELDS
ALUE
7.2.10). 0x0334
0x54
0101 0100 Block offset = 84
7.2.11). 0x0335
0x00
0000 0000 Block offset = 84
0x03
0000 00
1
1
0x00
0000 00
0
0
Section
7.2.7). 0x0330
0x03
0000 00
1
1
7.1.12). 0x0070
0x1B
0001 1
011
Ex.
4-3.
F
V
IELDS
ALUE
0x2301
0x3F
00
11 1111
0x3F
00
11 1111
0x2303
0x3F
00
11 1111
0x0F
0000
1
1
1
1
0x00
0000 00
0
0
Section
7.1.12). 0x0060
0x1B
0001 1
011
5.3 SoundWire Power Sequences
D
ESCRIPTION
Channel commanded to prepare for activity
Channel commanded to prepare for activity
Channel finished
Channel finished
Channel enabled
Channel enabled
Trigger bank switch to Bank 1
64 rows
8 columns
D
ESCRIPTION
Input A is muted.
Mixer ADC input is muted.
Input B is muted.
Channel B is muted.
Channel A is muted.
Full-scale volume is –6 dB for headphone output.
Channel disabled
Channel disabled
64 rows
8 columns
CS42L42
95

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CS42L42 and is the answer not in the manual?

Table of Contents