Cirrus Logic CS42L42 Manual page 17

Low-power audio codec with soundwire-i2s/tdm and audio processing
Table of Contents

Advertisement

Table 3-13. Serial Data In-to-HPOUTx Characteristics
Test conditions (unless specified otherwise):
of triangular PDF dither applied; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA; typical performance data taken
with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; VCP Mode; T
bandwidth is 20 Hz–20 kHz; ASP_LRCK = Fs
SCALE_VOL = 0 (0dB); HP load: R
R
= 3 k
Dynamic range
L
VP_CP Mode
(defined in
THD+N
Idle channel noise (A-weighted)
Full-scale output voltage
= 30 
R
Dynamic range (defined in
L
VP_CP Mode
THD+N
Full-scale output voltage
Output power
= 15 
R
Dynamic range (defined in
L
VCP Mode
(FULL_SCALE_
THD+N
VOL = 1 [–6 dB])
Full-scale output voltage
Output power
= 15 
R
Dynamic range
L
VP_CP Mode
Other characteristics
Interchannel isolation
(Table 3-1
gives
parameter definitions.)
Interchannel isolation
Output offset voltage: mute
Output offset voltage
Load resistance (R
Load capacitance (C
Turn-on time
1.One LSB of triangular PDF dither is added to data.
2.Because VCP settings lower than VA reduce the HP amplifier headroom, the specified THD+N performance at full-scale output voltage and power
may not be achieved.
3.HP output test configuration. Symbolized component values are specified in the test
conditions above.
4.Assumes no external impedance on HSx/HSx_REF. External impedance on HSx/HSx_REF affects the offset and step deviation. See
5.Amplifier is guaranteed to be stable with either headphone load setting.
6.Turn-on time is measured from when the HP_PDN = 0 ACK signal is received to when the signal appears on the HP output. In most cases, enabling
the SRC increases the turn-on time and may exceed the maximum specified value.
DS1083F2
Fig. 2-1
and
Fig. 2-2
show CS42L42 connections; input test signal is a 24-bit full-scale 997-Hz sine wave with 1 LSB
= 48-kHz mode; MCLK = 12 MHz, MCLK_SRC_SEL = 0; mixer attenuation and digital volume = 0 dB; FULL_
INT
= 30  C
= 1 nF (HPOUT_LOAD
L
L
1
Parameter
Table
3-1)
2
(defined in
Table
3-1)
3
Table
3-1)
2
(defined in
Table
3-1)
3
2
Table
3-1)
2
(defined in
Table
3-1)
3
2
3
(3 k)
(30 )
3
3,4
(ANA_MUTE_x = 1, see
3,4
)
L
)
3,5
L
6
= 0
) and R
= 3 k C
= 10 nF (HPOUT_LOAD = 1)SRC bypassed.
L
L
18–24 bit
A-weighted
unweighted
18–24 bit
16 bit
18–24 bit
A-weighted
unweighted
Pout = 10 mW
Pout = 35 mW
18–24 bit
A-weighted
unweighted
Pout = 17.3 mW
18–24 bit
A-weighted
unweighted
p.
155)
HPOUTx
HPOUTx
Normal operation
HPOUT_LOAD
HPOUT_LOAD = 1
SLOW_START_EN
HSx/HSx_REF
3 Characteristics and Specifications
= +25°C; measurement
A
Minimum Typical Maximum Unit
108
114
105
111
0 dB
–90
–20 dB
–83
–60 dB
–51
0 dB
–88
–20 dB
–73
–60 dB
–33
2.0
1.50•VA 1.58•VA
108
114
105
111
–98
–75
1.50•VA 1.58•VA
35.0
102
108
99
105
–75
0.71•VA 0.79•VA
17.3
102
108
99
105
217 Hz
90
1 kHz
90
20 kHz
80
217 Hz
90
1 kHz
90
20 kHz
70
±0.5
±0.5
3
15
= 0
= 000
Test Load
HPOUTx
C
R
L
L
CS42L42
dB
dB
–84
dB
dB
–48
dB
–82
dB
dB
–27
dB
µV
1.66•VA
V
PP
dB
dB
dB
–69
dB
1.66•VA
V
PP
mW
dB
dB
–69
dB
0.86•VA
V
PP
mW
dB
dB
dB
dB
dB
dB
dB
dB
±1.0
mV
±2.5
mV
1
nF
10
nF
25
ms
Measurement
+
Device
Section
4.4.1.
17

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CS42L42 and is the answer not in the manual?

Table of Contents