Cirrus Logic CS42L42 Manual page 167

Low-power audio codec with soundwire-i2s/tdm and audio processing
Table of Contents

Advertisement

7.22.12 ASP Receive DAI0 Channel 4 Bit Start MSB
R/W
7
Default
0
Bits
Name
7:1
Reserved
0
ASP_RX0_CH4_
ASP receive DAI0 Channel 4 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK
BIT_ST_MSB
edge + phase lag)
7.22.13 ASP Receive DAI0 Channel 4 Bit Start LSB
R/W
7
Default
0
Bits
Name
7:0 ASP_RX0_CH4_
ASP receive DAI0 Channel 4 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK
BIT_ST_LSB
edge + phase lag)
7.22.14 ASP Receive DAI1 Channel 1 Phase and Resolution
R/W
7
ASP_RX1_CH1_AP
Default
0
Bits
Name
7
Reserved
6
ASP_
ASP receive DAI1 active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_RXx_2FS = 0).
RX1_
0 (Default) Low. In 50/50 Mode, channel data is input when LRCK/FSYNC is low.
CH1_AP
1 High. In 50/50 Mode, channel data is input when LRCK/FSYNC is high.
5:2
Reserved
1:0
ASP_
ASP receive DAI1 channel bit width. Sets the output resolution of the ASP receive DAI1 channel x samples.
RX1_
00 8 bits per sample (valid only for isochronous NFS and native mode)
01 16 bits per sample
CH1_RES
7.22.15 ASP Receive DAI1 Channel 1 Bit Start MSB
R/W
7
Default
0
Bits
Name
7:1
Reserved
0
ASP_RX1_CH1_
ASP receive DAI1 Channel 1 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK
BIT_ST_MSB
edge + phase lag)
7.22.16 ASP Receive DAI1 Channel 1 Bit Start LSB
R/W
7
Default
0
Bits
Name
7:0 ASP_RX1_CH1_
ASP receive DAI1 Channel 1 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK
BIT_ST_LSB
edge + phase lag).
DS1083F2
6
5
0
0
6
5
0
0
6
5
0
0
6
5
0
0
0
6
5
0
0
4
3
0
0
Description
4
3
ASP_RX0_CH4_BIT_ST_LSB
0
0
Description
4
3
0
0
Description
4
3
2
0
0
Description
4
3
ASP_RX1_CH1_BIT_ST_LSB
0
0
Description
7.22 Serial Port Receive Registers
2
1
ASP_RX0_CH4_BIT_ST_MSB
0
0
2
1
0
0
2
1
ASP_RX1_CH1_RES
0
1
10 24 bits per sample
11 (Default) 32 bits per sample
1
ASP_RX1_CH1_BIT_ST_MSB
0
2
1
0
0
CS42L42
Address 0x2A0C
0
0
Address 0x2A0D
0
0
Address 0x2A0E
0
1
Address 0x2A0F
0
0
Address 0x2A10
0
0
167

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CS42L42 and is the answer not in the manual?

Table of Contents