Table of Contents
Advertisement
IA-32 Intel® Architecture Optimization
Table C-4
Streaming SIMD Extension Single-precision Floating-point
Instructions
Instruction
CPUID
ADDPS xmm, xmm
ADDSS xmm, xmm
3
ANDNPS
xmm, xmm
3
ANDPS
xmm, xmm
CMPPS xmm, xmm
CMPSS xmm, xmm
COMISS xmm, xmm
CVTPI2PS xmm, mm
CVTPS2PI mm, xmm
3
CVTSI2SS
xmm, r32
CVTSS2SI r32, xmm
CVTTPS2PI mm, xmm
CVTTSS2SI r32, xmm
DIVPS xmm, xmm
DIVSS xmm, xmm
MAXPS xmm, xmm
MAXSS xmm, xmm
MINPS xmm, xmm
MINSS xmm, xmm
MOVAPS xmm, xmm
3
MOVHLPS
xmm, xmm
C-12
1
Latency
0F3n
0F2n
0x69n
5
4
4
5
4
3
4
4
2
4
4
2
5
4
4
5
4
3
7
6
1
12
11
3
8
7
3
12
11
4
9
8
4
8
7
3
9
8
4
40
39
18+
17
32
23
5
4
5
4
5
4
5
4
6
6
6
6
Throughput
0F3n
0F2n
0x69n 0F2n
2
2
2
2
2
1
2
2
2
2
2
2
2
2
2
2
2
1
2
2
1
2
4
1
2
2
1
2
2
2
2
2
1
2
2
1
2
2
1
40
39
36
32
23
2
2
2
2
2
2
2
2
1
1
2
2
2
Execution Unit
FP_ADD
FP_ADD
MMX_ALU
MMX_ALU
FP_ADD
FP_ADD
FP_ADD,FP_
MISC
MMX_ALU,FP_
ADD,MMX_
SHFT
FP_ADD,MMX_
ALU
FP_ADD,MMX_
SHFT,
MMX_MISC
FP_ADD,FP_
MISC
FP_ADD,MMX_
ALU
FP_ADD,FP_
MISC
FP_DIV
FP_DIV
FP_ADD
FP_ADD
FP_ADD
FP_ADD
FP_MOVE
MMX_SHFT
continued
Advertisement
Table of Contents
Need help?
Do you have a question about the ARCHITECTURE IA-32 and is the answer not in the manual?
Questions and answers