Intel ARCHITECTURE IA-32 Reference Manual page 476

Architecture optimization
Table of Contents

Advertisement

IA-32 Intel® Architecture Optimization
Table B-1
Pentium 4 Processor Performance Metrics (continued)
Metric
Logical
Processor 1
Deliver Mode
% Logical
Processor N In
Deliver Mode
B-22
Description
The number of
cycles that the trace
and delivery engine
(TDE) is delivering
traces associated
with logical
processor 1,
regardless of the
operating modes of
the TDE for traces
associated with
logical processor 0.
This metric is
applicable only if a
physical processor
supports
Hyper-Threading
Technology and have
two logical
processors per
package.
Fraction of all
non-halted cycles
that the trace cache
is delivering μops
associated with a
given logical
processor.
Event Name or Metric
Expression
TC_deliver_mode
(Logical Processor N
Deliver
Mode)*100/(Non-Halted
Clockticks)
Event Mask Value
Required
SS|BS|IS
continued

Advertisement

Table of Contents
loading

Table of Contents