Table of Contents
Advertisement
IA-32 Intel® Architecture Optimization
Table C-2
Streaming SIMD Extension 2 128-bit Integer Instructions (continued)
Instruction
PCMPGTB/PCMPGTD/PC
MPGTW xmm, xmm
PEXTRW r32, xmm, imm8
PINSRW xmm, r32, imm8
PMADDWD xmm, xmm
PMAX xmm, xmm
PMIN xmm, xmm
3
PMOVMSKB
r32, xmm
PMULHUW/PMULHW/
3
PMULLW
xmm, xmm
PMULUDQ mm, mm
PMULUDQ xmm, xmm
POR xmm, xmm
PSADBW xmm, xmm
PSHUFD xmm, xmm, imm8
PSHUFHW xmm, xmm,
imm8
PSHUFLW xmm, xmm,
imm8
PSLLDQ xmm, imm8
PSLLW/PSLLD/PSLLQ
xmm, xmm/imm8
PSRAW/PSRAD xmm,
xmm/imm8
PSRLDQ xmm, imm8
PSRLW/PSRLD/PSRLQ
xmm, xmm/imm8
C-8
1
Latency
2
2
1
7
7
3
4
4
1+1
9
8
3+1
2
2
2
2
7
7
9
8
3+1
9
8
6
9
8
6+2
2
2
1
4
4
5+2
4
4
2+1
2
2
1
2
2
1
4
4
4
2
2
1+1
2
2
1+1
4
4
4
2
2
1+1
Throughput
2
2
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
2
2
2
4
2
2
1
2
2
4
2
2
2
2
2
1
2
2
1
2
2
4
2
2
2
2
2
2
2
2
4
2
2
2
Execution
2
Unit
MMX_ALU
MMX_SHFT,
FP_MISC
MMX_SHFT,
MMX_MISC
FP_MUL
MMX_ALU
MMX_ALU
FP_MISC
FP_MUL
FP_MUL
FP_MUL
MMX_ALU
MMX_ALU
MMX_SHFT
MMX_SHFT
MMX_SHFT
MMX_SHFT
MMX_SHFT
MMX_SHFT
MMX_SHFT
MMX_SHFT
continued
Advertisement
Table of Contents
Need help?
Do you have a question about the ARCHITECTURE IA-32 and is the answer not in the manual?