IA-32 Intel® Architecture Optimization
Figure B-1 Relationships Between the Cache Hierarchy, IOQ, BSQ and Front
Side Bus
B-10
1st Level Data
3rd Level Cache
System Memory
3rd Level Cache
Cache
Chip Set
1st Level Data
Cache
Unified 2nd Level
Cache
BSQ
FSB_ IOQ
FSB_ IOQ
BSQ
Unified 2nd Level
Cache
Need help?
Do you have a question about the ARCHITECTURE IA-32 and is the answer not in the manual?