Figure B-1 Relationships Between The Cache Hierarchy, Ioq, Bsq And Front Side Bus - Intel ARCHITECTURE IA-32 Reference Manual

Architecture optimization
Table of Contents

Advertisement

IA-32 Intel® Architecture Optimization
Figure B-1 Relationships Between the Cache Hierarchy, IOQ, BSQ and Front
Side Bus
B-10
1st Level Data
3rd Level Cache
System Memory
3rd Level Cache
Cache
Chip Set
1st Level Data
Cache
Unified 2nd Level
Cache
BSQ
FSB_ IOQ
FSB_ IOQ
BSQ
Unified 2nd Level
Cache

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ARCHITECTURE IA-32 and is the answer not in the manual?

Table of Contents

Save PDF