Dvo Gmbus And Ddc Interface Considerations; Figure 83. Generic Module Connector Parasitic Model; Table 67. Gmbus Pair Mapping And Options - Intel 855GM Design Manual

Chipset platform
Table of Contents

Advertisement

Integrated Graphics Display Port

Figure 83. Generic Module Connector Parasitic Model

8.5.

DVO GMBUS and DDC Interface Considerations

The GMCH DVOB and/or DVOC port controls the video front-end devices via the GMBUS (I2C)
interface. DDCADATA and DDCACLK should be connected to the CRT connector. The GMBUS
should be connected to the DVO device, as required by the specifications for those devices. The
protocol and bus may be used to configure registers in the TV encoder, TMDS transmitter, or any other
external DVI device. The GMCH also has an option to utilize the DDCPCLK and DDCPDATA to
collect EDID (Extended Display Identification) from a digital display panel.
Pull-ups (or pull-ups with the appropriate value derived from simulating the signal) typically ranging
from 2.2 kΩ to 10 kΩ are required on each of these signals.
The following GMCH signal groups list the six possible GMBUS pairs.

Table 67. GMBUS Pair Mapping and Options

Pair
Signal Name
#
0
DDCADATA
DDCACLK
LCLKCTRLA
1
LCLKCTRLB
DDCPDATA
2
DDCPCLK
MDVIDATA
3
MDVICLK
MI2CDATA
4
MI2CCLK
MDDCDATA
5
MDDCCLK
NOTE:
All GMBUS pairs can be optionally programmed to support any interface and is programmed through the
BMP utility.
If any of GMBUS pairs are not used, 2.2 k – 100 kΩ pull-up (or pull-ups with the appropriate value
derived from simulating the signal) resistors are required, except for CRT DDCADATA/DDCCLK and
174
Motherboard
R
20mΩ
C
2.21 pF
1
Buffer
Type
3.3 V
DDC for Analog monitor (CRT)
connection.
3.3 V
For control of SSC clock generator
devices down on motherboard.
3.3 V
DDC for Digital Display connection via
the integrated LVDS display port for
support for EDID panel.
1.5 V
GMBUS control of DVI devices (TMDS
or TV encoder)
1.5 V
GMBUS control of DVI devices (TMDS
or TV encoder)
1.5 V
DDC for Digital Display connection via
TMDS device
L
2.5nH
C
2
Description
®
Intel
855GM/855GME Chipset Platform Design Guide
Module
2.21 pF
Notes
This cannot be shared with other
DDC or I2C pairs due to legacy
monitor issues.
If SSC is not supported then can
be used for DVOB or DVOC
GMBUS.
If EDID panels are not
supported. Can optionally use as
GMBUS for DVOB or DVOC.
Can optionally use as GMBUS
for DVOB or DVOC.
Can optionally use as GMBUS
for DVOB or DVOC.
Can optionally use as GMBUS
for DVOB or DVOC.
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

855gme

Table of Contents