Intel 855GM Design Manual page 349

Chipset platform
Table of Contents

Advertisement

A
BUF_PCI_RST# 18,22..24,26,31,32,37
J9G2
1
SIO_RST#
2
3
CON3_HDR
19,31..33,37
LPC_AD0
4
19,31..33,37
LPC_AD1
19,31..33,37
LPC_AD2
19,31..33,37
LPC_AD3
6
CLK_SIOPCI
19
SIO_DRQ#0
19,31..33,37
LPC_FRAME#
18,22..24,32,37
INT_SERIRQ
19,32,36,37
SMC_EXTSMI#
19,32,37
PM_SUS_STAT#
19,21..24,32,37
PM_CLKRUN#
6
CLK_SIO14
35
IR_RXD
35
IR_SEL
35
IR_MD0
35
IR_MD1
35
IR_TXD
3
35
FLP_DSKCHG#
35
FLP_HDSEL#
35
FLP_RDATA#
35
FLP_WP#
35
FLP_TRK0#
35
FLP_WGATE#
35
FLP_WDATA#
35
FLP_STEP#
35
FLP_DIR#
35
FLP_DR0#
35
FLP_MTR0#
35
FLP_INDEX#
35
FLP_DENSEL#
35
FLP_DRATE0
EV_GPIO_0
EV_GPIO_1
100
2
5,6,8,9,11,15..18,20,21,23,26,31,33,35,36,38..40,45
+V3.3S
+V3.3S_SIO
+V3.3S_SIO
R8G6
0.01_1%
C8U6
C8U5
C8F2
0.1UF
0.1UF
22UF
1
A
B
SIO
J9G2
Enable
1-2 (Default)
Disable
2-3
U8F1
15
LAD0
16
LAD1
17
LAD2
18
LAD3
8
LCLK
11
LDRQ#
12
LFRAME#
9
LRESET#
10
SERIRQ
19
SMI#
SLIN#/ASTRB#
7
LPCPD#
6
CLKRUN#
AFD#/DSTRB#
20
CLKIN
Clock
STB#/WRITE#
69
IRRX1
68
IRRX2_IRSL0
67
IRSL1
71
IRSL2A/DR1B/XIORDB
BUSY/WAIT#
66
IRSL3/PWUREQ
70
IRTX
21
DSKCHG#
22
HDSEL#
23
RDATA#
24
WP#
25
TRK0#
26
WGATE#
27
WDATA#
28
STEP#
29
DIR#
30
DR0#
31
MTR0#
32
INDEX#
SOUT1/XCNF0
33
DENSEL
34
DRATE0
72
DR1#
73
MTR1#
XCNF1/XWR#
Straps
3
GPIO0
2
GPIO1
1
GPIO2
GPIO3
99
GPIO4
98
GPIOs
GPIO5
97
GPIO6
96
GPIO7
81
GPIO10
80
GPIO11
79
GPIO12
78
GPIO13
77
GPIO14
76
GPIO15
75
GPIO16
74
GPIO17
PC87393
+V3.3S_SIO
EV GPIO Strapping options
R8G3
R8G2
NO_STUFF_4.7K
NO_STUFF_4.7K
EV_GPIO_0
EV_GPIO_1
R8G4
R8G1
NO_STUFF_470
NO_STUFF_470
B
C
PPT_PNF# 35
+V3.3S_SIO
+V3.3S_SIO
RP8G1A
10K
1
8
14
VDD1
39
VDD2
63
VDD3
88
VDD4
13
VSS5
38
VSS6
64
VSS7
89
VSS8
47
49
INIT#
51
ERR#
AFD#/DSTRB#
53
STB#/WRITE#
54
35
PNF
36
SLCT
37
PE
BUSY/WAIT#
40
ACK#
41
ACK#
PD7
42
PD7
PD6
43
PD6
PD5
44
PD5
PD4
45
PD4
PD3
46
PD3
PD2
48
PD2
PD1
50
PD1
PD0
52
PD0
55
DCD1#
SER_DCDA# 35
56
DSR1#
SER_DSRA# 35
57
SIN1
SER_SINA 35
C7F5
58
SER_RTSA# 35
RTS1#
59
SER_SOUTA 35
680PF
60
CTS1#
SER_CTSA# 35
61
SER_DTRA# 35
DTR1#
62
RI1#
SER_RIA# 35
XCNF1/XWR#
RP8G1C
4
6
3
R8F1
90
XCNF2
95
GPIO20
94
GPIO21
93
GPIO22
92
GPIO23
91
GPIO24
87
GPIO26
DET_1.2V#
86
GPIO27
85
IDE_SPWR_EN# 27,37
GPIO30
84
GPIO31
83
GPIO32
82
LVDS_BKLTSEL0 16
GPIO33
5
LVDS_BKLTSEL1 16
GPIO34
65
NC
+V3.3S_SIO
R8U3
NO_STUFF_10K
1%
DET_1.2V#
R8U2
10K_1%
855GME core
voltage detection
Default: Pulled to GND
C
D
+V5S_DIODE
PPT_SLIN#/ASTRB# 35
PPT_INIT# 35
PPT_ERR# 35
R8F3
33
PPT_AFD#/DSTRB# 35
R8F2
33
PPT_STB#/WRITE# 35
C8F5
PPT_SLCT 35
PPT_PE
35
R7F7
100
330PF
PPT_BUSY/WAIT# 35
R7F6
100
PPT_ACK# 35
RP7F6C
RP7F6B
RP7F6A
RP7F3D
RP7F3C
RP7F3B
RP7F3A
R8U1
C7F4
C8F6
C8U1
680PF
330PF
330PF
C8U2
C8U3
C7F1
C7F2
C8U4
C7F3
330PF
330PF
330PF
330PF
330PF
330PF
10K
10K
5,6,8,9,11,15..18,20,21,23,26,31,33,35,36,38..40,45
R2Y3
R2Y1
R2Y2
330
330
330
VID5_LED
VID4_LED
VID3_LED
DS2J3
DS2J4
DS2J5
GREEN
GREEN
GREEN
Title
Super I/O Controller
Size
Project:
A
Intel 855GM/GME CRB
Date:
Monday, September 15, 2003
D
E
+V5S
8,15..18,20,23..25,27,33,35,38..40,45,46
1
3
CR7G1
BAR43
C8F4
330PF
33
3
6
PPT_PD7 35
33
2
7
PPT_PD6 35
33
1
8
PPT_PD5 35
33
4
5
PPT_PD4 35
33
3
6
PPT_PD3 35
33
2
7
PPT_PD2 35
33
1
8
PPT_PD1 35
33
PPT_PD0 35
+V3.3S
R1Y3
R1Y2
R1Y1
330
330
330
VID2_LED
VID1_LED
VID0_LED
DS1J1
DS1J2
DS1J3
GREEN
GREEN
GREEN
SIO_VR_VID4 40
SIO_VR_VID3 40
SIO_VR_VID2 40
SIO_VR_VID1 40
SIO_VR_VID0 40
SIO_VR_VID5 40
Document Number
Rev
4.401
<Doc>
Sheet
34
of
50
E
4
3
2
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

855gme

Table of Contents