Mitsubishi Electric MELSEC Q Series Reference Manual page 259

Cc-link ie controller network
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

(b) Transmission delay time for the READ/WRITE instruction
Sending station
Transmission delay time of when the receiving station is a non-redundant system [ms]
TD1 = {(ST + T) × 2 + LS × 11 + (SR + R)} × m
Non-redundant system
Redundant system
TD1 + TsT × 2 × m
Sending station
Redundant system (control system CPU)
TD2 = {(ST + T) × 2 + LS × 11 + (SR + R + TsR)} × m
Non-redundant system
Redundant system
TD2 + TsT × 2 × m
Sending station
Access to control system CPU through standby
TD4 = {(ST + T) × 2 + LS × 11 + (SR + R + TsR) + 6} × m TD5 = {(ST + T) × 2 + LS × 11 + TsR + 6} × m
Non-redundant system
Redundant system
TD4 + TsT × 2 × m
TD1 to TD5: Transmission delay time for the READ/WRITE instruction
ST:
Sequence scan time on sending side (except link refresh time and scan time delay due to tracking
transfer)
SR: Sequence scan time on receiving side (except link refresh time and scan time delay due to tracking
transfer)
T:
Link refresh time on sending side (Total of the number of mounted network modules)
R: Link refresh time on receiving side (Total of the number of mounted network modules)
m:
Number of fragmented transmissions = (Read or write data length) / 960 (Rounded up to the nearest
integer)
TsT: Scan time delay due to tracking transfer on the sending side
TsR: Scan time delay due to tracking transfer on the receiving side
LS:
Link scan time
*1
For the scan time delay due to tracking transfer, refer to the following.
QnPRHCPU User's Manual (Redundant System)
Transmission delay time of when the receiving station is a redundant system and
transmission does not pass through a tracking cable [ms]
Transmission delay time of when the receiving station is a redundant system and
transmission passes through a tracking cable [ms]
system
CHAPTER 7 PROCESSING TIME
Redundant system (standby system CPU)
TD3 = {(ST + T) × 2 + LS × 11 + TsR} × m
TD3 + TsT × 2 × m
Access to standby system CPU through
control system
TD5 + TsT × 2 × m
*1
*1
7
257

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec qj71gp21-sxMelsec qj71gp21s-sx

Table of Contents