Table of Contents
Advertisement
12.3.6
SCxMOD1 (Mode Control Register 1)
31
bit symbol
-
After reset
0
23
bit symbol
-
After reset
0
15
bit symbol
-
After reset
0
7
bit symbol
I2SC
After reset
0
Bit
Bit Symbol
Type
31-8
−
R
7
I2SC
R/W
6-5
FDPX[1:0]
R/W
4
TXE
R/W
3-1
SINT[2:0]
R/W
0
−
R/W
Note 1: Specify the all mode control registers first and then enable the <TXE>.
Note 2: Do not stop the transmit operation (by setting <TXE> to "0") when data is being transmitted.
30
29
28
-
-
-
0
0
0
22
21
20
-
-
-
0
0
0
14
13
12
-
-
-
0
0
0
6
5
4
FDPX
TXE
0
0
0
Read as "0".
IDLE
0: Stop
1: Operate
Specifies operation in the IDLE mode.
Transfer mode setting
00: Transfer prohibited
01: Half duplex (Receive)
10: Half duplex (Transmit)
11: Full duplex
Configures the transfer mode in the I/O interface mode.
And when FIFO is enabled, specify the configuration of FIFO. In UART mode, specify the only configura-
tion of FIFO.
Transmit control (Note1)(Note2)
0 :Disabled
1: Enabled
This bit enables transmission and is valid for all the transfer modes.
Interval time of continuous transmission (For I/O interface mode)
000: None
001: 1 x SCLK cycle
010: 2 x SCLK cycle
011: 4 x SCLK cycle
100: 8 x SCLK cycle
101: 16 x SCLK cycle
110: 32 x SCLK cycle
111: 64 x SCLK cycle
This parameter is valid only for the I/O interface mode when SCLK output mode is selected. In other
modes, this parameter has no meaning.
Specifies the interval time of continuous transmission when double buffering or FIFO is enabled in the I/O in-
terface mode.
Write a "0".
Page 219
27
26
25
-
-
-
0
0
0
19
18
17
-
-
-
0
0
0
11
10
9
-
-
-
0
0
0
3
2
1
SINT
0
0
0
Function
TMPM3V6/M3V4
24
-
0
16
-
0
8
-
0
0
-
0
2019-02-06
Advertisement
Table of Contents
