Toshiba TLCS-900/H1 Series Manual page 640

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

(16) AD converter (2/3)
Symbol
Name
Address
High priority
Conversion
12B0H
ADREGSPL
Register SP
low
High priority
Conversion
12B1H
ADREGSPH
Register SP
high
AD
Conversion
Result
12B4H
ADCM0REGL
Compare
Criterion
Register 0
Low
AD
Conversion
Result
12B5H
ADCM0REGH
Compare
Criterion
Register 0
High
AD
Conversion
Result
Compare
12B6H
ADCM1REGL
Criterion
Register 1
Low
AD
Conversion
Result
Compare
12B7H
ADCM1REGH
Criterion
Register 1
High
AD mode
ADMOD0
control
12B8H
register 0
7
6
ADRSP1
ADRSP0
R
0
0
Store Lower 2 bits of an
AD conversion result
ADRSP9
ADRSP8
ADRSP7
0
0
Store Upper 8 bits of an AD conversion result
ADR21
ADR20
R/W
0
0
Store Lower 2 bits of an
AD conversion result
compare criterion
ADR29
ADR28
ADR27
0
0
Store Upper 8 bits of an AD conversion result compare criterion
ADR21
ADR20
R/W
0
0
Store Lower 2 bits of an
AD conversion result
compare criterion
ADR29
ADR28
ADR27
0
0
Store Upper 8 bits of an AD conversion result compare criterion
EOS
BUSY
R
0
0
Normal AD
Normal AD
conversion
conversion
end flag
BUSY Flag
0:During
conversion
0:Stop
sequence
conversion
or before
1:During
starting
conversion
1:Complete
conversion
sequence
92CF30-638
5
4
3
ADRSP6
ADRSP5
R
0
0
0
ADR26
ADR25
R/W
0
0
0
ADR26
ADR25
R/W
0
0
0
I2AD
ADS
0
0
AD conversion
Start Normal
when
AD conversion
IDLE2 mode
0: Don't Care
1:Start
0: Stop
AD conversion
1: Operate
Always read
as"0".
TMP92CF30
2
1
OVSRP
ADRSPRF
R
0
Overrun
AD conversion
1: Generate
result store flag
1: Stored
ADRSP4
ADRSP3
ADRSP2
0
0
ADR24
ADR23
ADR22
0
0
ADR24
ADR23
ADR22
0
0
HTRGE
TSEL1
TSEL0
R/W
0
0
Normal AD
Select Hard ware trigger
conversion at
Hard ware
00: INTTB00 interrupt
trigger
01: Reserved
0: Disable
10: ADTRG
1: Enable
11: Reserved
2009-06-12
0
0
0
0
0
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92cf30fg

Table of Contents