Toshiba TLCS-900/H1 Series Manual page 157

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

3.8.3 Basic Functions and Register Settings
This section describes some of the memory controller functions, such as setting the address
range for each address space, associating memory to the selected space and setting the number
of wait states to be inserted.
(1) Programming chip select spaces
The address ranges of CS0 to CS3 are specified by MSAR0 to MSAR3 and MAMR0 to
MAMR3.
(a) Memory Start Address registers
Figure 3.8.1 shows the Memory Start Address registers. The MSAR0 to MSAR3
specify the start addresses for the CS0 to CS3 spaces. The bits S23 to S16 specify the
upper 8 bits (A23 to A16) of the start address. The lower 16 bits of the start address
(A15 to A0) are assumed to be 0. Accordingly, the start address can only be a multiple of
64 Kbytes, ranging from 000000H to FF0000H. Figure 3.8.2 shows the relationship
between the start addresses and the Memory Start Address register values.
MSAR0
MSAR1
Bit Symbol
(0143H)
(0147H) Read/Write
MSAR2
MSAR3
Reset State
(014BH)
(014FH) Function
Address
000000H
FFFFFFH
Figure 3.8.2 Relationship Between Start Addresses and the Memory Start Address Register Values
Memory Start Address Registers (for CS0 to CS3 spaces)
7
6
S23
S22
1
1
Figure 3.8.1 Memory Start Address Register
Start Address
000000H .................... 00H
64KByte
010000H .................... 01H
020000H .................... 02H
030000H .................... 03H
040000H .................... 04H
050000H .................... 05H
060000H .................... 06H
FF0000H .................... FFH
92CF30-155
5
4
S21
S20
S19
R/W
1
1
Determines A23 to A16 of the start address
Specifies start addresses for CS0 to CS3 spaces
Value in the Memory Start Address register
(MSAR0 to MSAR3)
to
to
TMP92CF30
3
2
1
S18
S17
1
1
1
2009-06-15
0
S16
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92cf30fg

Table of Contents