Toshiba TLCS-900/H1 Series Manual page 521

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

AD Mode Control Register 1 (Normal conversion control)
DACON
ADMOD1
bit Symbol
(12B9H)
Read/Write
Reset State
DAC and
Function
VREF
application
control
7
6
5
ADCH2
ADCH1
0
0
0
Analog input channel select
Analog input channel select
<ADCH2:0>
000
001
010
011
100
101
110
111
Note: When using PG3 pin as
Figure 3.22.3 AD Converter Related Register
92CF30-519
4
3
ADCH0
LAT
ITM
R/W
0
0
Latency
Interrupt
0: No Wait
specification
1:Start after
when
reading
conversion
conversion
channel-fix
result store
repeat mode
Register of
last channel
Specify AD conversion interrupt for Channel Fixed
Repeat Conversion mode
Channel Fixed Repeat Conversion Mode
<SCAN> = "0", <REPEAT> = "1"
0
Generates interrupt every conversion
1
Generated interrupt every fourth conversion
Next SCAN start timing control for the
channel-scan repeat mode
Channel Scan Repeat mode
(<SCAN> = "1", <REPEAT> = "1")
0
No Wait
1
Start after read last of conversion result
store Register
<SCAN>
0:
Channel
-fix
AN0
AN0
AN1
AN0→AN1
AN2
AN0→AN1→AN2
AN3(note)
AN0→AN1→AN2→AN3 (note)
AN4
AN0→AN1→AN2→AN3→AN4 (note)
AN5
AN0→AN1→AN2→AN3→AN4→AN5 (note)
Reserved
Reserved
ADTRG
DAC & VREF application control
0
DAC & VREF off
(Set before into STOP mode)
1
DAC & VREF on
(Set to "1" before starting conversion)
TMP92CF30
2
1
0
REPEAT
SCAN
0
0
0
Repeat
Scan mode
mode
specification
specification
0:
0:Single
Channel-fix
conversion
mode
1:Repeat
1: Channel
conversion
scan mode
1: Channel-scan
, it cannot be set.
2009-06-12

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92cf30fg

Table of Contents