Toshiba TLCS-900/H1 Series Manual page 336

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

Example: In case receive data N times
INTSBI interrupt (After transmitting data)
7 6 5 4 3 2 1 0
SBICR1 ← X X X X X X X X
← SBIDBR
Reg.
End of interrupt
INTSBI interrupt (Receive data of 1st to (N−2) th)
7 6 5 4 3 2 1 0
← SBIDBR
Reg.
End of interrupt
INTSBI interrupt ((N−1) th Receive data)
7 6 5 4 3 2 1 0
SBICR1 ← X X X 0 0 X X X
← SBIDBR
Reg.
End of interrupt
INTSBI interrupt (Nth Receive data)
7 6 5 4 3 2 1 0
SBICR1 ← 0 0 1 0 0 X X X
← SBIDBR
Reg.
End of interrupt
INTSBI interrupt (After receiving data)
The process of generating stop
condition
End of interrupt
Note: X: Don't care
Set the bit number of receive data and ACK.
Load the dummy data.
Load the data of 1st to (N − 2)th.
Not generate acknowledge signal
Load the data of (N − 1)th
Generate the clock for 1bit transmit
Receive the data of Nth.
Finish the transmit of data
92CF30-334
TMP92CF30
2009-06-12

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92cf30fg

Table of Contents