Toshiba TLCS-900/H1 Series Manual page 282

Original cmos 32-bit microcontroller

Hide thumbs Also See for TLCS-900/H1 Series:

Table of Contents

Example: To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to TB0IN0 pin

Main setting

Setting in INT6 routine

Setting in INTTB01 routine

X: Don't care, −: No change

When delay time is unnecessary, invert timer flip-flop TB0FF0 when the up counter

value is loaded into capture register (TB0CP0H/L), and set the TB0CP0H/L value (c)

plus the one –shot pulse width (p) to TB0RG1H/L when the interrupt INT6 occurs. The

TB0FF0 inversion should be enabled when the up counter (UC10) value matched

TB0RG1H/L, and disabled when generating the interrupt INTTB01.

*Clock state

← TB0CP0H/L + 3ms/φT1

← TB0RG0H/L + 2ms/φT1

System clock :

Prescaler clock :

Free-running

Count with φT1

Load to TB0CP0H/L at the rising edge of TB0IN0

Clear TB0FF0 to "0"

Disable TB0FF0 inversion

Select PP6 as TB0OUT0 pin (port setting)

Disable INTTB00, INTTB01

Enable TB0FF0 inversion when the up counter value

matches TB0RG0H/L or TB0RG1H/L

Enable INTTB01

Disable TB0FF0 inversion when the up counter value

matches TB0RG0H/L or TB0RG1H/L

Disable INTTB01