Table of Contents
Advertisement
7.2.3
Erase Block Register 1 (EBR1)
EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the SWE bit
in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to
be automatically cleared to 0.
Bit
Bit Name
7, 6
—
5
EB5
4
EB4
3
EB3
2
EB2
1
EB1
0
EB0
7.2.4
Flash Memory Enable Register (FENR)
Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers,
FLMCR1, FLMCR2, and EBR1.
Bit
Bit Name
7
FLSHE
6 to 0
—
Rev. 1.00, 11/03, page 98 of 376
Downloaded from
Elcodis.com
electronic components distributor
Initial
Value
R/W
Description
All 0
—
Reserved
These bits are always read as 0.
0
R/W
When this bit is set to 1, 4 kbytes of H'2000 to H'2FFF will
be erased.
0
R/W
When this bit is set to 1, 4 kbytes of H'1000 to H'1FFF will
be erased.
0
R/W
When this bit is set to 1, 1 kbyte of H'0C00 to H'0FFF will
be erased.
0
R/W
When this bit is set to 1, 1 kbyte of H'0800 to H'0BFF will
be erased.
0
R/W
When this bit is set to 1, 1 kbyte of H'0400 to H'07FF will
be erased.
0
R/W
When this bit is set to 1, 1 kbyte of H'0000 to H'03FF will
be erased.
Initial
Value
R/W
Description
0
R/W
Flash Memory Control Register Enable
Flash memory control registers can be accessed when
this bit is set to 1. Flash memory control registers cannot
be accessed when this bit is set to 0.
All 0
—
Reserved
These bits are always read as 0.
Advertisement
Table of Contents
