Renesas H8/36912 Series User Manual page 261

Bit Bit Name
5 RIE
4 NAKIE
3 STIE
2 ACKE
1 ACKBR
Downloaded from Elcodis.com electronic components distributor
Initial Value R/W Description
0 R/W Receive Interrupt Enable
This bit enables or disables the receive data full interrupt
request (RXI) and the overrun error interrupt request (ERI)
with the clocked synchronous format, when a receive data is
transferred from ICDRS to ICDRR and the RDRF bit in ICSR
is set to 1. RXI can be canceled by clearing the RDRF or RIE
bit to 0.
0: Receive data full interrupt request (RXI) and overrun error
1: Receive data full interrupt request (RXI) and overrun error
0 R/W NACK Receive Interrupt Enable
This bit enables or disables the NACK receive interrupt
request (NAKI) and the overrun error (setting of the OVE bit
in ICSR) interrupt request (ERI) with the clocked
synchronous format, when the NACKF and AL bits in ICSR
are set to 1. NAKI can be canceled by clearing the NACKF,
OVE, or NAKIE bit to 0.
0: NACK receive interrupt request (NAKI) is disabled.
1: NACK receive interrupt request (NAKI) is enabled.
0 R/W Stop Condition Detection Interrupt Enable
0: Stop condition detection interrupt request (STPI) is
1: Stop condition detection interrupt request (STPI) is
0 R/W Acknowledge Bit Judgement Select
0: The value of the receive acknowledge bit is ignored, and
1: If the receive acknowledge bit is 1, continuous transfer is
0 R Receive Acknowledge
In transmit mode, this bit stores the acknowledge data that
are returned by the receive device. This bit cannot be
modified.
0: Receive acknowledge = 0
1: Receive acknowledge = 1
interrupt request (ERI) with the clocked synchronous
format are disabled.
interrupt request (ERI) with the clocked synchronous
format are enabled.
disabled.
enabled.
continuous transfer is performed.
halted.
Rev. 1.00, 11/03, page 233 of 376