GE L60 Instruction Manual page 256

Line phase comparison system, ur series
Hide thumbs Also See for L60:
Table of Contents

Advertisement

5.5 GROUPED ELEMENTS
Table 5–14: 87PC OSCILLOGRAPHY CHANNELS
CFG FILE LABEL
X1: IA
X2: IB
X3: IC
X#: IA
X#: IB
X#: IC
87PC BKR1 Current
87PC BKR1 POS
87PC BKR1 NEG
87PC BKR1 FDL
87PC BKR1 FDH
87PC BKR2 Current
87PC BKR2 POS
87PC BKR2 NEG
87PC BKR2 FDL
87PC BKR2 FDH
87PC POS
87PC NEG
87PC FDL
5
87PC FDH
87PC Rx1P Voltage
87PC Rx1P
87PC Rx1N Voltage
87PC Rx1N
87PC Rx2P Voltage
87PC Rx2P
87PC Rx2N Voltage
87PC Rx2N
87PC POS Aligned
87PC NEG Aligned
87PC Rx1P Aligned
87PC Rx1N Aligned
87PC Rx2P Aligned
87PC Rx2N Aligned
87PC POS Int Input
87PC NEG Int Input
87PC POS Integrator
87PC NEG Integrator
87PC Trip
Tx Pos
Tx Neg
FDH Aligned
Refer to the Application of settings chapter for the calculation examples for the phase comparison element.
5-118
DESCRIPTION
Phase A of the F module CT bank
Phase B of the F module CT bank
Phase C of the F module CT bank
Phase A of the X module CT bank
Phase B of the X module CT bank
Phase C of the X module CT bank
Effective mixed operating signal of breaker 1
Positive current pulse for the first breaker
Negative current pulse for the first breaker
Low-set fault detection for the first breaker
High-set fault detection for the first breaker
Effective mixed operating signal of BKK2
Positive current pulse for the second breaker
Negative current pulse for the second breaker
Low-set fault detection for the second breaker
High-set fault detection for the second breaker
Positive current local pulse for both breakers
Negative current local pulse for both breakers
Low-set fault detection for both breakers
High-set fault detection for both breakers
Received pulse (voltage) on channel 1P
Received pulse on channel 1P
Received (voltage) on channel 1N
Received pulse on channel 1N
Received pulse (voltage) on channel 2P
Received pulse on channel 2P
Received pulse (voltage) on channel 2N
Received pulse on channel 2N
Aligned (delayed) local positive pulse
Aligned (delayed) local negative pulse
Received and conditioned pulse on channel 1P
Received and conditioned pulse on channel 1N
Received and conditioned pulse on channel 2P
Received and conditioned pulse on channel 2N
Input of the positive integrator
Input of the negative integrator
Positive integrator in (degrees)
Negative integrator in (degrees)
CT/VT module to CPU trip pulse
Transmit signal per 87PC logic
Transmit signal per 87PC logic
L60 Line Phase Comparison System
5 SETTINGS
GE Multilin

Advertisement

Table of Contents
loading

Table of Contents