Download  Print this page

GE L60 Instruction Manual Page 496

Line phase comparison system, ur series.
Hide thumbs
   
1
2
Table of Contents
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722

Advertisement

9.1 OVERVIEW
The logic of the transient blocking scheme is such that if a fault is detected (indicated by the operation of FDH) but no trip
takes place (as indicated by no output from the trip integrator timer) then AND3 produces an output to the transient blocking
timer (15-99)/(15-99). If this condition persists long enough for the transient blocking timer to produce an output, tripping is
blocked via the NOT input to AND4. This blocking of a trip output persists for the dropout time setting of the transient block-
ing timer after the AND3 output disappears as a result of FDH resetting or the trip integrator producing an output.
The pickup time delay setting of the transient blocking timer must be longer than the expected time difference between
FDH pickup and a trip integrator output during an internal fault. This insures no delay in tripping in the event of an internal
fault, as well as prolonged blocking during the clearing of an external fault during which transient power reversals may tend
to cause false tripping.
d) UNBLOCKING DUAL PHASE COMPARISON
The unblocking dual phase comparison scheme is a combination of a blocking scheme with permission to operate. This
scheme can be used with the FSK carrier only, as it requires monitoring of the check channel status before the fault using
the Guard (Low) frequency and during the fault by detecting/not detecting switching between Guard and Trip (High) fre-
quencies. If both Trip and Guard frequencies disappear prior the fault Guard frequency (i.e. during the fault), then the relay
is produces a trip within the programmable trip window time (typically 150 ms) after the FDH detector operates.
The above figure illustrates the state machine used for this scheme. The state machine is started when a fault is detected
9
by FDL. At this moment, the Guard frequency status (Rx1N) is checked. If the Guard frequency is absent, the scheme is
locked up, and 87PC is blocked until FDL resets.
If the Guard frequency is present upon fault occurrence, then a switch from Guard to Trip is expected during the next
15 ms. Once this occurs, the scheme is unblocked and regular dual phase comparison (on both positive and negative
halves of the sinewave) takes place. If both Guard and Trip frequencies are not present when the 15 ms timer expires, then
the phase comparison scheme is allowed to operate during the trip window time after FDH picks up.
Benefits of this scheme are that operating time is faster compared with single phase comparison with enough security built
into the scheme.
9-22
Yes
CH OK before FLT
Is Rx1P=1
(BLOCK 87PC=1)
Yes
No
FDL =0
CH Live
Unblocking
(BLOCK 87PC=0)
Figure 9–17: UNBLOCKING DUAL FREQUENCY PHASE COMPARISON
L60 Line Phase Comparison System
RESET
(BLOCK 87PC=0)
FDL=1
Is Rx1N=1
(BLOCK 87PC=1)
No
CH Fail before FLT
Is FDL=1
(BLOCK 87PC=1)
Timing
Timed out
Rx1N =1
Timed out
1cyc
Timed out
Rx1N =0
CH Fail
Trip Window
Timing
during FLT
(BLOCK 87PC=0)
9 THEORY OF OPERATION
No
Yes
Trip
window
831789A1.CDR
GE Multilin

Advertisement

Table of Contents

   Also See for GE L60

   Related Manuals for GE L60

Comments to this Manuals

Symbols: 0
Latest comments: