Table of Contents
Advertisement
APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS
0x5260–0x526c
Address
Register name
0x5260 T16_2CLK
(T16 Ch.2 Clock
Control Register)
0x5262 T16_2MOD
(T16 Ch.2 Mode
Register)
0x5264 T16_2CTL
(T16 Ch.2 Control
Register)
0x5266 T16_2TR
(T16 Ch.2 Reload
Data Register)
0x5268 T16_2TC
(T16 Ch.2 Counter
Data Register)
0x526a T16_2INTF
(T16 Ch.2 Interrupt
Flag Register)
0x526c T16_2INTE
(T16 Ch.2 Interrupt
Enable Register)
0x5270–0x527a
Address
Register name
0x5270 SPI1MOD
(SPI Ch.1 Mode
Register)
0x5272 SPI1CTL
(SPI Ch.1 Control
Register)
0x5274 SPI1TXD
(SPI Ch.1 Transmit
Data Register)
0x5276 SPI1RXD
(SPI Ch.1 Receive
Data Register)
0x5278 SPI1INTF
(SPI Ch.1 Interrupt
Flag Register)
aP-a-14
Bit
Bit name
15–9 –
8
DBRUN
7–4 CLKDIV[3:0]
3–2 –
1–0 CLKSRC[1:0]
15–8 –
7–1 –
0
TRMD
15–9 –
8
PRUN
7–2 –
1
PRESET
0
MODEN
15–0 TR[15:0]
15–0 TC[15:0]
15–8 –
7–1 –
0
UFIF
15–8 –
7–1 –
0
UFIE
Bit
Bit name
15–8 –
7–6 –
5
PUEN
4
NOCLKDIV
3
LSBFST
2
CPHA
1
CPOL
0
MST
15–8 –
7–2 –
1
SFTRST
0
MODEN
15–8 –
7–0 TXD[7:0]
15–8 –
7–0 RXD[7:0]
15–8 –
7–4 –
3
BSY
2
TENDIF
1
RBFIF
0
TBEIF
Seiko epson Corporation
16-bit Timer (T16) Ch.2
Initial
Reset
R/W
0x00
–
R
0
H0
R/W
0x0
H0
R/W
0x0
–
R
0x0
H0
R/W
0x00
–
R
0x00
–
R
0
H0
R/W
0x00
–
R
0
H0
R/W
0x00
–
R
0
H0
R/W
0
H0
R/W
0xffff
H0
R/W
0xffff
H0
R
0x00
–
R
0x00
–
R
0
H0
R/W
0x00
–
R
0x00
–
R
0
H0
R/W
Initial
Reset
R/W
0x00
–
R
0x0
–
R
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0
H0
R/W
0x00
–
R
0x00
–
R
0
H0
R/W
0
H0
R/W
0x00
–
R
0x00
H0
R/W
0x00
–
R
0x00
H0
R
0x00
–
R
0x0
–
R
0
H0
R
0
H0/S0
R/W
0
H0/S0
R
1
H0/S0
R
S1C17F13 TeChniCal Manual
Remarks
–
–
–
–
–
–
Cleared by writing 1.
–
SPi (SPi) Ch.1
Remarks
–
–
–
–
–
Cleared by writing 1.
Cleared by reading the
SPI1RXD register.
Cleared by writing to the
SPI1TXD register.
(Rev. 1.0)
Advertisement
Table of Contents
