Operation Commands - Intel Agilex Configuration User Manual

Header

5.3.1. Operation Commands

Table 24. Mailbox Client Intel Agilex FPGA IP Command List and Descriptions (RSU Functions for Non-HPS Variants)
Command Code
(Hex)
5C
RSU_IMAGE_UPDATE
4
CONFIG_STATUS
(10)
This number does not include the command and response header.
Intel ® Agilex ™ Configuration User Guide
92
Bit
In the command header, these bits represent command code. In the response header, these bits
represent error code.
Command Response
(10) (10)
Length Length
2 0 Triggers reconfiguration from data source or configuration data stored in AS x4 flash memory.
This command takes a 64-bit argument to specify the reconfiguration address in flash memory.
• Bit [63:32]: Reserved (write as 0).
• Bit [31:0]: The start address of an application image.
Returns non-zero response if the device is already processing a configuration.
0 6 Reports the status of the last reconfiguration. You can use this command to check the configuration
status during and after configuration. The response contains the following fields:
Word
0
Description
Description
Summary Description
State Describes the most recent configuration related error. 0 when no
configuration errors.
The error field has 2 fields:
• Upper 16 bits: Major error code
• Lower 16 bits: Minor errors that do not contain meaningful data.
Here are valid values for major error codes:
Major Error Code
0xF001
0xF002
0xF003
0xF004
0xF005
5. Remote System Update
UG-20205 | 2019.04.03
Description
BITSTREAM_ERROR
HARDWARE_ACCESS_FAILURE
BITSTREAM_CORRUPTION
INTERNAL_ERROR
DEVICE_ERROR
continued...
Send Feedback