Secure Device Manager - Intel Agilex Configuration User Manual

Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

®
1. Intel
Agilex
Configuration Overview
UG-20205 | 2019.04.03
Figure 2.
Intel Agilex Configuration Architecture Block Diagram

1.2.1. Secure Device Manager

The SDM comprises peripherals, cryptographic IP and sensors, boot ROM, triple-redundant lockstep processors, and other
blocks shown the block diagram below. The SDM performs and manages the following security functions:
Configuration bitstream authentication: After power-on during startup, the SDM triple-redundant lockstep processors run
code from the boot ROM. The boot ROM code authenticates the Intel-generated configuration firmware and configuration
bitstream, ensuring that configuration bitstream is from a trusted source.
Encryption: Encryption protects the configuration bitstream or confidential data from unauthorized third-party access.
Side channel attack protection: Side channel attack protection guards AES Key and confidential data under non-intrusive
attacks.
Integrity checking: Integrity checking verifies that an accidental event has not corrupted the configuration bitstream. This
function is active, even if you do not enable authentication.
Send Feedback
Intel Agilex FPGA
Secure Device Manager
SDM Pins
Dual Purpose I/O
Configurable Network Interface
Configuration Network
Local Sector
Local Sector
Manager (LSM)
Manager (LSM)
Configuration
Configuration
Sector
Sector
Local Sector
Local Sector
Manager (LSM)
Manager (LSM)
Configuration
Configuration
Sector
Sector
Transceiver Tiles in the
Intel Agilex E-Tile
Intel Agilex P-Tile
Intel Agilex Device Variants:
E-Tile: PAM4
P-Tile: PCIe Gen4
product="s10
Intel
®
Agilex
Configuration User Guide
11

Advertisement

Table of Contents
loading

Table of Contents