Configuration Pin Differences From Previous Device Families - Intel Agilex Configuration User Manual

Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

6. Intel Agilex Debugging Guide
UG-20205 | 2019.04.03

6.3. Configuration Pin Differences from Previous Device Families

Intel Agilex configuration pin behavior is different from earlier device families. Knowing about these differences and how these
pins behave can help you understand and debug configuration issues.
Configuration Pin Names (Pre-Intel
Agilex)
TRST
CLKUSR
CRC_ERROR
CONF_DONE
(PS - FPP)
DCLK
(AS)
DCLK
DEV_OE
DEV_CLRn
INIT_DONE
MSEL[0]
MSEL[1]
Send Feedback
Intel Agilex Pin Names
Not Available
OSC_CLK_1
Any unused
(
)
SDM_IO
SEU_ERROR
,
(
)
SDM_IO5
SDM_IO16
CONF_DONE
,
AVST_CLK
AVSTx8_CLK
SDM_IO2 (AS_CLK)
Not Available
Not Available
SDM_IO0
SDM_IO16
INIT_DONE
(
)
SDM_IO5
MSEL[0]
(
)
SDM_IO7
MSEL[1]
Use the
reset sequence. Hold
TMS
TMS
An external source you can supply to increase the configuration throughput to 250 MHz.
Using an external clock source Transceivers, the HPS, PCIe, and the High Bandwidth Memory
(HBM2) require you this external clock.
25
100
125
Refer to Setting Configuration Clock Source for instructions on setting the clock source and
frequency in the Intel Quartus Prime Pro Edition software.
No dedicated location. Now called
SEU_ERROR
No single dedicated pin location. No longer Open Drain. External pull-up Is not mandatory.
x8 mode has a dedicated clock input on
modes, use AVST_CLK.
AVST_CLK and AVSTx8_CLK must be continuous and cannot pause during configuration.
When using the internal oscillator in AS mode, the
based on
selection. If you provide a 25 MHz, 100 MHz or 125 MHz clock to the
AS_CLK
pin, the
can run up to 133 MHz.
OSC_CLK_1
AS_CLK
No longer Open Drain.
After the SDM samples
this pin functions as per the configuration mode selected. Do
MSEL
not connect directly to power. Use 4.7 KΩ pull-up or pull-downs, as appropriate.
After the SDM samples
, this pin functions as per the configuration mode selected. Do
MSEL
not connect directly to power. Use 4.7 KΩ pull-up or pull-downs, as appropriate.
Notes
high for 5
cycles.
TCK
. Ignore until after
asserts.
CONF_DONE
(
). For other Avalon-ST
SDM_IO14
AVSTx8_CLK
runs in the range of 57 - 133
AS_CLK
Intel
®
Agilex
Configuration User Guide
continued...
101

Advertisement

Table of Contents
loading

Table of Contents