Intel Agilex Configuration User Manual page 13

® ™
1. Intel Agilex Configuration Overview
UG-20205 | 2019.04.03
Here is an overview of the additional functions the SDM controls:
• The Power Management block consists of a voltage and temperature sensor which enables the SmartVID feature via an
external PMBus voltage regulator when you select -V devices.
• The AES/SHA and other Crypto Accelerator blocks implement secure configuration and boot.
• The AS and SD/MMC configuration flash controllers enable active configuration schemes via dedicated SDM pins.
• The x8 Avalon-ST configuration scheme uses SDM I/O pins. The x16 and x32 Avalon-ST configuration schemes use
dedicated SDM I/O pins and dual-purpose I/O pins. Refer to the SDM Pin Mapping for more information.
• To reduce configuration file size and support smaller memory sizes, and enable faster configuration, the Intel Quartus
Prime software compresses the configuration data. Intel Agilex devices all compress the configuration bitstream. You
cannot disable this feature. The decompression block in the SDM decompresses both encrypted and non-encrypted
configuration files.
• A specific PCIe block included in the Intel Agilex device supports CvP.
Related Information
SDM Pin Mapping
1.2.1.1. Specifying Boot Order for Intel Agilex SoC Devices
For Intel Agilex SoC devices you can specify the configuration order, choosing either the FPGA First or the Hard Processor
System (HPS) First options. When you select the FPGA First option, the SDM fully configures the FPGA, then configures the
HPS SDRAM pins, loads the HPS first stage boot loader (FSBL) and takes the HPS out of reset. When you select the HPS First
option, the SDM first configures the HPS SDRAM pins, loads the HPS FSBL and takes the HPS out of reset. Then the HPS
configures the FPGA I/O and FPGA fabric at a later time. The HPS First option has the following advantages:
• Minimizes the amount of SDM flash memory required
• Minimizes the amount of time it takes for the HPS software to be up and running
Send Feedback
on page 22
Intel ® Agilex ™ Configuration User Guide
13