Intel Agilex Configuration User Manual page 67

Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

3. Intel Agilex Configuration Schemes
UG-20205 | 2019.04.03
If you are using an external clock source for configuration, ensure the
matches the frequency you set for the
Ensure the
MSEL
If the AS configuration is failing due to a corrupt image inside the serial flash device, change the
mode, verify that configuration is successful over JTAG. Then, erase and reprogram the serial flash device.
If you are using AS x4 flash memories, ensure that you use AS Fast mode, if you are not concerned about 100 ms PCIe
linkup, you must still ramp the V
within its operating voltage range when the Intel Agilex device begins to access it.
Check endianness of the
the
as big endian.
.rpd
Send Feedback
OSC_CLK_1
pins reflect the correct AS configuration scheme.
supply within 18 ms. This ramp-up requirement ensures that the AS x4 device is
CCIO_SDM
if using a third-party programmer to program Quad SPI device. You should generate
.rpd
OSC_CLK_1
in your Intel Quartus Prime Pro Edition project.
pin is fed correctly, and the frequency
pins to JTAG only
MSEL
Intel
®
Agilex
Configuration User Guide
67

Advertisement

Table of Contents
loading

Table of Contents