Debugging Guidelines For The Jtag Configuration Scheme - Intel Agilex Configuration User Manual

Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

3.4.4. Debugging Guidelines for the JTAG Configuration Scheme

The JTAG configuration scheme overrides all other configuration schemes. The SDM is always ready to accept configuration
over JTAG unless a security feature disables the JTAG interface. JTAG is particularly useful in recovering a device that may be
in an unrecoverable state reached when trying to configure using a corrupted image.
An
falling edge terminates any JTAG access and the device reverts to the
nSTATUS
must be stable during JTAG configuration.
must be stable.
Unlike other configuration schemes,
the error messages that the Intel Quartus Prime Pro Edition Programmer generates for error reporting.
Note:
For Intel Agilex SX devices when you choose to configure the FPGA fabric first, the JTAG chain has no mechanism to redeliver
the HPS boot information following a cold reset. Consequently, you must reconfig the device with the
resets to continue operation.
Debugging Suggestions
Here are some debugging tips for JTAG:
Verify that the JTAG pin connections are correct.
If JTAG configuration is failing, check that the FPGA has successfully powered up and exited POR. One strategy is to check
the hand shaking behavior between
goes low.
Verify that the
Another way to determine whether the device has exited the POR state is to use the Intel Quartus Prime Programmer to
detect the device. If the programmer can detect the Intel Agilex device, it has exited the POR state.
If you are using an Intel FPGA Download Cable II, reduce the cable clock speed to 6 MHz.
If you have multiple devices in the JTAG chain, try to disconnect other devices from the JTAG chain to isolate the Intel
Agilex device.
Intel
®
Agilex
Configuration User Guide
76
nSTATUS
does not assert if an error occurs during JTAG configuration. You must monitor
nSTATUS
nCONFIG
pin remains high during JTAG configuration.
nCONFIG
follows
during JTAG configuration. Consequently,
nCONFIG
and
by driving
nSTATUS
nCONFIG
3. Intel Agilex Configuration Schemes
UG-20205 | 2019.04.03
-specified boot source.
MSEL
nSTATUS
nCONFIG
file or avoid cold
.sof
low and ensuring that
nSTATUS
Send Feedback
also
also

Advertisement

Table of Contents
loading

Table of Contents