Usb-To-Uart Bridge - Xilinx ZC706 User Manual

X-Ref Target - Figure 1-20
The data sheet can be obtained under NDA with Marvell. Contact information can be found
at their website
For additional information on the Zynq-7000 AP SoC device gigabit Ethernet controller, see
Zynq-7000 All Programmable SoC Overview (DS190) and Zynq-7000 All Programmable SoC
Technical Reference Manual (UG585).

USB-to-UART Bridge

[Figure 1-2, callout 17]
The ZC706 evaluation board contains a Silicon Labs CP2103GM USB-to-UART bridge device
(U52) which allows a connection to a host computer with a USB port. The USB cable is
supplied in the ZC706 evaluation kit (Standard-A end to host computer, Type Mini-B end to
ZC706 evaluation board connector J21). The CP2103GM is powered by the USB 5V provided
by the host PC when the USB cable is plugged into the USB port on the ZC706 evaluation
board.
The CP2013GM TX and RX pins are wired to the UART_1 IP block within the XC7Z045 AP SoC
PS I/O Peripherals set. The XC7Z045 AP SoC supports the USB-to-UART bridge using two
signal pins: Transmit (TX) and Receive (RX).
Silicon Labs provides royalty-free Virtual COM Port (VCP) drivers for the host computer.
These drivers permit the CP2103GM USB-to-UART bridge to appear as a COM port to
communications application software (for example, TeraTerm or HyperTerm) that runs on
the host computer. The VCP device drivers must be installed on the host PC prior to
establishing communications with the ZC706 evaluation board.
The USB Connector pin assignments and signal definitions between J21 and U52 are listed
in Table 1-21.
ZC706 Evaluation Board User Guide
UG954 (v1.5) September 10, 2015
C495
18 pF 50V
NPO
2 1
X1
25.00 MHz
50 PPM
1
3
R355
NC
DNP
2
C494
2
NC
18 pF 50V
NPO
2 1
GND
Figure 1-20: Ethernet PHY Clock Source
[Ref 24].
www.xilinx.com
4
PHY XTAL OUT
1
PHY XTAL IN
UG954_c1_20_041113
Feature Descriptions
49
Send Feedback