Powerpc 750Gx Overview; 750Gx Microprocessor Overview; Figure 1-1. 750Gx Microprocessor Block Diagram - IBM PowerPC 750GX User Manual

1. PowerPC 750GX Overview

The IBM PowerPC 750GX reduced instruction set computer (RISC) Microprocessor is an implementation of
the PowerPC Architecture™ with enhancements based on the IBM PowerPC 750™, 750CXe, and 750FX
RISC microprocessor designs. This chapter provides an overview of the PowerPC 750GX microprocessor
features, including a block diagram that shows the major functional components. It also describes how the
750GX implementation complies with the PowerPC Architecture definition.
Note: In this document, the IBM PowerPC 750GX RISC Microprocessor is abbreviated as 750GX or 750GX
RISC Microprocessor.

1.1 750GX Microprocessor Overview

The 750GX is a 32-bit implementation of the PowerPC Architecture in a 0.13 micron CMOS technology with
six levels of copper interconnect. The 750GX is designed for high performance and low power consumption.
It provides a superset of functionality to the PowerPC 750 processor, including a complete 60x bus interface,
and enhancements such as an integrated 1-MB L2 cache.
750GX implements the 32-bit portion of the PowerPC Architecture, which provides 32-bit effective addresses,
integer data types of 8, 16, and 32 bits, and floating-point data types of single and double-precision. 750GX is
a superscalar processor that can complete two instructions simultaneously.
It incorporates the following six execution units:
• Floating-point unit (FPU)
• Branch processing unit (BPU)
• System register unit (SRU)
• Load/store unit (LSU)
• Two integer units (IUs): IU1 executes all integer instructions. IU2 executes all integer instructions except
multiply and divide instructions.
The ability to execute several instructions in parallel and the use of simple instructions with rapid execution
times yield high efficiency and throughput for 750GX-based systems. Most integer instructions execute in one
clock cycle. The FPU is pipelined; it breaks the tasks it performs into subtasks, and then executes in three
successive stages. Typically, a floating-point instruction can occupy only one of the three stages at a time,
freeing the previous stage to work on the next floating-point instruction. Thus, three single-precision floating-
point instructions can be in the FPU execute stage at a time. Double-precision add instructions have a 3-cycle
latency; double-precision multiply and multiply/add instructions have a 4-cycle latency.
Figure 1-1, 750GX Microprocessor Block Diagram, on page 25 shows the parallel organization of the execu-
tion units (shaded in the diagram). The instruction unit fetches, dispatches, and predicts branch instructions.
Note that this is a conceptual model that shows basic features rather than attempting to show how features
are implemented physically.
750GX has independent on-chip, 32-KB, 8-way set-associative, physically addressed caches for instructions
and data, and independent instruction and data memory management units (MMUs). Each memory manage-
ment unit has a 128-entry, 2-way set-associative translation lookaside buffer (DTLB and ITLB) that saves
recently used page-address translations. Block-address translation is done through the 8-entry instruction
gx_01.fm.(1.2)
March 27,2006
IBM PowerPC 750GX and 750GL RISC Microprocessor
User's Manual
PowerPC 750GX Overview
Page 23 of 377