ARM PrimeCelL PL320 Technical Reference Manual page 45

Inter-processor communications module
Table of Contents

Advertisement

ARM DDI 0306B
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
16.
Core0 reads the IPCMRIS0 Register indicating that Mailbox1 has an
acknowledge message. This indicates that the linked messages have all been sent.
Core0 also reads the optional acknowledge data payload in Mailbox0.
17.
Core0 clears bit 1 in the IPCM0SEND Register.
18.
Core0 reads the optional acknowledge data payload in Core1.
19.
Core0 clears bit 1 in the IPCM1SEND Register.
Copyright © 2003, 2004. ARM Limited. All rights reserved.
Functional Overview
2-27

Advertisement

Table of Contents
loading

Table of Contents