Examples Of Messaging; Figure; Figure 2-5 Configuration, Messaging From Core0 To Core1 - ARM PrimeCelL PL320 Technical Reference Manual

Functional Overview
2.3

Examples of messaging

2.3.1 Messaging from Core0 to Core1
2-18
Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com.
Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from
The following messaging examples are described in this section:
• Messaging from Core0 to Core1
• Back-to-back messaging from Core0 to Core1 on page 2-20
• Messaging from Core0 to Cores 1, 2, and 3 using Auto Acknowledge on page 2-22
• Auto Link messaging from Core0 to Core1 using Mailbox0 and Mailbox1 on
page 2-24.
In this example system, there are two cores and four mailboxes. Core0 is the source core
and Core1 is the destination core. Core0 uses Channel ID1 and Core1 uses Channel ID2.
Core0 sends a message to Core1 using Mailbox0. This example assumes that the IPCM
is not in integration test mode. Mailboxes 1-3 are inactive and Auto Acknowledge and
Auto Link are disabled. Figure 2-5 shows the configuration.
A HB bus

Figure 2-5 Configuration, messaging from Core0 to Core1

Figure 2-6 on page 2-19 shows the messaging sequence.
Copyright © 2003, 2004. ARM Limited. All rights reserved.
IPCM INT[0] IPCM INT[1]
Interrupt Interrupt
controller0 controller1
Core0 Core1
IPCM
Minimum
conf iguration:
M BOXNUM =4
INTNUM =2
DATANUM =1
ARM DDI 0306B