Figure 13-8: Asynchronous Serial Interface Transmission Completion Interrupt Timing - NEC V850E/CA2 JUPITER Preliminary User's Manual

(2) Transmit operation
When Power bit is set to 1 in the ASIMn register, a high level is output from the TXD5n pin.
Then, when TXE bit is set to 1 in the ASIMn register, transmission is enabled, and the transmit
operation is started by writing transmit data to transmission buffer register (TXBn) (n = 0, 1).
(a) Transmission enabled state
This state is set by the TXE bit in the ASIMn register.
• TXE = 1: Transmission enabled state
• TXE = 0: Transmission disabled state
Since UART5n does not have a CTS (transmission enabled signal) input pin, a port should be
used to confirm whether the destination is in a reception enabled state.
(b) Starting a transmit operation
In transmission enabled state, a transmit operation is started by writing transmit data to
transmission buffer register (TXBn). When a transmit operation is started, the data in TXBn is
transferred to transmission shift register. Then, the transmission shift register outputs data to the
TXD5n pin (the transmit data is transferred sequential starting with the start bit). The start bit,
parity bit, and stop bits are added automatically.
(c) Transmission interrupt request
When the transmission shift register becomes empty, a transmission completion interrupt request
(INTSTn) is generated. The timing for generating the INTSTn interrupt differs according to the
specification of the number of stop bits. The INTSTn interrupt is generated at the same time that
the last stop bit is output.
If the data to be transmitted next has not been written to the TXBn register, the transmit operation
is suspended.
Caution: Normally, when the transmission shift register becomes empty, a transmission
completion interrupt (INTSTn) is generated. However, no transmission completion
interrupt (INTSTn) is generated if the transmission shift register becomes empty due
to the input of a RESET.

Figure 13-8: Asynchronous Serial Interface Transmission Completion Interrupt Timing

TXDn (output)
INTSTn (output)
TXDn (output)
INTSTn (output)
376
Chapter 13 Serial Interface Function
(a) Stop bit length: 1
Start
D0 D1 D2
(b) Stop bit length: 2
Start D0 D1 D2
Preliminary User's Manual U15839EE1V0UM00
D6 D7 Parity
Stop
Parity
D6 D7
Stop