Table of Contents
Advertisement
The V850E/CA2 Jupiter is a product in NEC's V850 family of ROM-less microcontrollers designed for
Automotive applications.
1.1 General
The V850E/CA2 Jupiter Rom-less microcontroller, is a member of NEC's V850 32-bit RISC family,
which match the performance gains attainable with RISC-based controllers to the needs of embedded
control applications. The V850 CPU offers easy pipeline handling and programming, resulting in com-
pact code size comparable to 16-bit CISC CPUs.
The V850E/CA2 Jupiter offers an excellent combination of general purpose peripheral functions, like
serial communication interfaces (UART, clocked SI) and measurement inputs (A/D converter), with
dedicated CAN network support.
The device offers power-saving modes to manage the power consumption effectively under varying
conditions.
Thus equipped, the V850E/CA2 Jupiter is ideally suited for automotive applications, like dashboard or
body. It is also an excellent choice for other applications where a combination of sophisticated periph-
eral functions and CAN network support is required.
(1)
V850E CPU
The V850E CPU supports the RISC instruction set, and through the use of basic instructions that can
each be executed in 1-clock period and an optimized pipeline, achieves marked improvements in
instruction execution speed. In addition, in order to make it ideal for use in digital servo control, a 32-bit
hardware multiplier enables this CPU to support multiply instructions, saturated multiply instructions, bit
operation instructions, etc.
Also, through 2-byte basic instructions and instructions compatible with high level languages, etc.,
object code efficiency in a C compiler is increased, and program size can be made more compact.
Further, since the on-chip interrupt controller provides high speed interrupt response, including
processing, this device is suited for high level real time control fields.
(2)
External memory interface function
The V850E/CA2 contains a non multiplexed external bus interface, including an address bus (24 bits)
and data bus (16 bits). SRAM and ROM can be connected as well as page ROM memories.
The DMA controller allows, data transfers between internal RAM and peripheral I/O. This reduces the
CPU load.
(3)
A full range of development environment products
A development environment system that includes an optimized C compiler, debugger, in-circuit emula-
tor, simulator, system performance analyzer, and other elements is also available.
Chapter 1 Introduction
Preliminary User's Manual U15839EE1V0UM00
23
Advertisement
Table of Contents
