Emac Control Module Receive Interrupts Per Millisecond Register (Cmrxintmax); Emac Control Module Transmit Interrupts Per Millisecond Register (Cmtxintmax); Emac Control Module Receive Interrupts Per Millisecond Register (Cmrxintmax) Field Descriptions; Emac Control Module Transmit Interrupts Per Millisecond Register (Cmtxintmax) Field Descriptions - Texas Instruments TMS320DM646x User Manual

Texas instruments ethernet media access controller (emac)/ management data input/output (mdio) module user's guide
Hide thumbs Also See for TMS320DM646x:
Table of Contents

Advertisement

EMAC Control Module Registers

3.13 EMAC Control Module Receive Interrupts per Millisecond Register (CMRXINTMAX)

The receive interrupts per millisecond register (CMRXINTMAX) is shown in
Table
22.
Figure 25. EMAC Control Module Receive Interrupts per Millisecond Register (CMRXINTMAX)
31
15
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 22. EMAC Control Module Receive Interrupts per Millisecond Register (CMRXINTMAX)
Bit
Field
Value
31-6
Reserved
0
5-0
RXIMAX
2-3Fh
0-1h

3.14 EMAC Control Module Transmit Interrupts per Millisecond Register (CMTXINTMAX)

The transmit interrupts per millisecond register (CMTXINTMAX) is shown in
Table
23.
Figure 26. EMAC Control Module Transmit Interrupts per Millisecond Register (CMTXINTMAX)
31
15
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23. EMAC Control Module Transmit Interrupts per Millisecond Register (CMTXINTMAX)
Bit
Field
Value
31-6
Reserved
0
5-0
TXIMAX
2-3Fh
0-1h
70
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)
Reserved
Reserved
R-0
Field Descriptions
Description
Reserved
Receive interrupts per millisecond. The maximum number of interrupts per millisecond generated on
RX_PULSE, if pacing is enabled for this interrupt. Valid values are 2 to 63.
Reserved
Reserved
Reserved
R-0
Field Descriptions
Description
Reserved
Transmit interrupts per millisecond. The maximum number of interrupts per millisecond generated on
TX_PULSE, if pacing is enabled for this interrupt. Valid values are 2 to 63.
Reserved
R-0
6
5
R-0
6
5
www.ti.com
Figure
25and described in
RXIMAX
R/W-0
Figure
26and described in
TXIMAX
R/W-0
SPRUEQ6 – December 2007
Submit Documentation Feedback
16
0
16
0

Advertisement

Table of Contents
loading

Table of Contents