Texas Instruments TMS320DM646x User Manual page 8

1 EMAC and MDIO Signals for MII Interface
2 EMAC and MDIO Signals for GMII Interface
3 Ethernet Frame Description
4 Basic Descriptor Description
5 EMAC Control Module Interrupts
6 Receive Frame Treatment Summary
7 Middle of Frame Overrun Treatment
8 Emulation Control
9 EMAC Control Module Registers
10 EMAC Control Module Identification and Version Register (CMIDVER) Field Descriptions
11 EMAC Control Module Software Reset Register (CMSOFTRESET) Field Descriptions
12 EMAC Control Module Emulation Control Register (CMEMCONTROL) Field Descriptions
13 EMAC Control Module Interrupt Control Register (CMINTCTRL) Field Descriptions
14 EMAC Control Module Receive Threshold Interrupt Enable Register (CMRXTHRESHINTEN) Field
.................................................................................................................
Descriptions
15 EMAC Control Module Receive Interrupt Enable Register (CMRXINTEN) Field Descriptions
16 EMAC Control Module Transmit Interrupt Enable Register (CMTXINTEN) Field Descriptions
17 EMAC Control Module Miscellaneous Interrupt Enable Register (CMMISCINTEN) Field Descriptions
18 EMAC Control Module Receive Threshold Interrupt Status Register (CMRXTHRESHINTSTAT) Field
.................................................................................................................
Descriptions
19 EMAC Control Module Receive Interrupt Status Register (CMRXINTSTAT) Field Descriptions
20 EMAC Control Module Transmit Interrupt Status Register (CMTXINTSTAT) Field Descriptions
21 EMAC Control Module Miscellaneous Interrupt Status Register (CMMISCINTSTAT) Field Descriptions
22 EMAC Control Module Receive Interrupts per Millisecond Register (CMRXINTMAX) Field Descriptions
23 EMAC Control Module Transmit Interrupts per Millisecond Register (CMTXINTMAX) Field Descriptions
24 Management Data Input/Output (MDIO) Registers
25 MDIO Version Register (VERSION) Field Descriptions
26 MDIO Control Register (CONTROL) Field Descriptions
27 PHY Acknowledge Status Register (ALIVE) Field Descriptions
28 PHY Link Status Register (LINK) Field Descriptions
29 MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) Field Descriptions
30 MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) Field Descriptions
31 MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) Field Descriptions
32 MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) Field Descriptions
33 MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions
34 MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field
.................................................................................................................
Descriptions
35 MDIO User Access Register 0 (USERACCESS0) Field Descriptions
36 MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions
37 MDIO User Access Register 1 (USERACCESS1) Field Descriptions
38 MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions
39 Ethernet Media Access Controller (EMAC) Registers
40 Transmit Identification and Version Register (TXIDVER) Field Descriptions
41 Transmit Control Register (TXCONTROL) Field Descriptions
42 Transmit Teardown Register (TXTEARDOWN) Field Descriptions
43 Receive Identification and Version Register (RXIDVER) Field Descriptions
44 Receive Control Register (RXCONTROL) Field Descriptions
45 Receive Teardown Register (RXTEARDOWN) Field Descriptions
46 Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions
47 Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED) Field Descriptions
8 List of Tables
List of Tables
.............................................................................
...........................................................................
...............................................................................................
..............................................................................................
.........................................................................................
....................................................................................
....................................................................................
..........................................................................................................
.........................................................................................
....................................................................
...............................................................
..............................................................
.....................................................
..................................................................
...............................................
..........................................
...............................................
..........................................
.................................................................
.......................................
.......................................................
..................................................
.......................................
........................................................
..................................................
16
17
19
21
32
48
49
60
61
.....................
61
.........................
62
.....................
62
.............................
63
64
..................
64
..................
65
........
66
67
................
67
................
68
......
69
.....
70
.....
70
71
71
72
73
73
.................
74
................
75
........
76
.......
77
.....
78
79
80
81
82
83
84
87
87
88
89
89
90
..........................
91
........................
92
SPRUEQ6 - December 2007
Submit Documentation Feedback