Description Of Registers; Table 14-4-1 A/D Register List - Panasonic MN103001G/F01K User Manual

Panax series microcomputer
Table of Contents

Advertisement

14.4 Description of Registers

Table 14-4-1 lists the registers for this A/D converter.
Address
x'34000400 A/D conversion control register
x'34000410 A/D0 conversion data buffer
x'34000414 A/D1 conversion data buffer
x'34000418 A/D2 conversion data buffer
x'3400041C A/D3 conversion data buffer
A/D conversion control register
Register symbol: ADCTR
Address:
x'34000400
Purpose:
This register sets the A/D conversion operation control conditions.
Bit No.
15
14
Bit
name
MC1 MC0
Reset
0
0
Access
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Bit No.
Bit name
0
ADMD0
1
ADMD1
2
ADCK0
3
ADCK1
4
ADSHC
5
ADST0
6
ADST1

Table 14-4-1 A/D Register List

Name
13
12
11
10
AD
AD
SC1
0
0
0
0
Description
Operating mode selection (LSB)
Operating mode selection (MSB)
00: Any one channel/one-time conversion
01: Multiple channels/one-time conversion
10: Any one channel/continuous conversion
11: Multiple channels/continuous conversion
Conversion reference clock selection (LSB)
Conversion reference clock selection (MSB)
00: IOCLK/2
01: IOCLK/4
10: IOCLK/8
11: IOCLK/16
Sampling cycle number selection
0: Two conversion reference clock cycles
1: Four conversion reference clock cycles
Conversion start trigger selection (LSB)
Conversion start trigger selection (MSB)
00: Conversion start by software
01: External trigger (ADEN flag is set by input of falling edge to ADTRG
pin)
10: Timer trigger (ADEN flag is set by timer 2 underflow)
11: Setting prohibited
Symbol
Number of bits Initial value Access size
ADCTR
AD0BUF
AD1BUF
AD2BUF
AD3BUF
9
8
7
6
AD
AD
AD
AD
SC0
EN
ST1
ST0 SHC CK1 CK0 MD1 MD0
0
0
0
0
A/D Converter
16
x'0000
16
x'0000
16
x'0000
16
x'0000
16
x'0000
5
4
3
2
AD
AD
AD
AD
0
0
0
0
8, 16
8, 16
8, 16
8, 16
8, 16
1
0
AD
AD
0
0
14-5

Advertisement

Table of Contents
loading

Table of Contents