Table of Contents
Advertisement
Timer n mode register (n = 4, 5, 6, 7, 8, 9, A, B)
Register symbol: TMnMD
Address:
x'34001004 (n=4), x'34001005 (n=5), x'34001006 (n=6),
x'34001007 (n=7), x'34001008 (n=8), x'34001009 (n=9),
x'3400100A (n=A), x'3400100B (n=B)
Purpose:
This register controls the operation of timer n.
Bit No.
7
6
Bit
TMn TMn TMn TMn
name
CNE LDE OM1 OM0
Reset
0
0
Access
R/W R/W R/W R/W
Bit No.
Bit name
0
TMnCK0
1
TMnCK1
2
TMnCK2
3
—
4
TMnOM0
5
TMnOM1
6
TMnLDE
7
TMnCNE
5
4
3
2
1
TMn TMn TMn
-
CK2 CK1 CK0
0
0
0
0
0
R
R/W R/W R/W
Description
Timer n clock source selection flag (LSB)
Timer n clock source selection flag
Timer n clock source selection flag (MSB)
These bits select the timer clock source.
When pin input is selected, the rising edge of the pin input signal is counted.
For details on each timer clock sources, refer to Table 10-5-3, "8-bit Timer Clock
Sources."
"0" is returned when this bit is read.
Timer n output mode flag (LSB)
Timer n output mode flag (MSB)
These bits select the timer n output waveform.
For details on each PWM output waveform, refer to Table 10-5-2, "PWM Output
Waves."
00: Underflow 1/2 cycle output ("L" level output during timer n initialization)
01: Underflow 1/2 cycle output ("H" level output during timer n initialization)
10: PWM output ("L" level output during timer n initialization)
11: PWM output ("H" level output during timer n initialization)
Timer n initialization flag
Initializes timer n.
0: Normal operation
1: Initialization
Loads the value in TMnBR into TMnBC.
Resets timer output n.
Loads the value in the compare register buffer into the compare register.
Timer n operation enable flag
Enables/disables the timer n count operation.
0: Operation disabled
1: Operation enabled
0
0
8-bit Timers
10-13
Advertisement
Table of Contents
