Panasonic MN103001G/F01K User Manual page 206

Panax series microcomputer
Table of Contents

Advertisement

Interrupt Controller
Group 10 interrupt control register
Register symbol: G10ICR
Address:
x'34000128
Purpose:
This register is used to enable group 10 interrupts, and to confirm interrupt requests and detection.
Bit No.
15
14
Bit
-
G10
G10
name
LV2 LV1 LV0
Reset
0
0
Access
R
R/W R/W R/W
Bit No.
Bit name
0
SC3RID
1
SC3TID
3 and 2
4
SC3RIR
5
SC3TIR
7 and 6
8
SC3RIE
9
SC3TIE
11 and 10
12
G10LV0
13
G10LV1
14
G10LV2
15
9-18
13
12
11
10
G10
-
-
SC3T SC3R
IE
0
0
0
0
R
R
R/W R/W
Description
Serial 3 reception interrupt detection flag
0: No interrupt detected
Serial 3 transmission interrupt detection flag
0: No interrupt detected
"0" is returned when these bits are read.
Serial 3 reception interrupt request flag
0: No interrupt request
Serial 3 transmission interrupt request flag
0: No interrupt request
"0" is returned when these bits are read.
Serial 3 reception interrupt enable flag
0: Disabled
Serial 3 transmission interrupt enable flag
0: Disabled
"0" is returned when these bits are read.
Group 10 interrupt priority level register (LSB)
Group 10 interrupt priority level register
Group 10 interrupt priority level register (MSB)
Set a level from 6 to 0.
"0" is returned when this bit is read.
9
8
7
6
5
-
-
SC3T SC3R
IE
IR
0
0
0
0
0
R
R
R/W R/W
1: Interrupt detected
1: Interrupt detected
1: Interrupt request
1: Interrupt request
1: Enabled
1: Enabled
4
3
2
1
-
-
SC3T SC3R
IR
ID
ID
0
0
0
0
R
R
R/W R/W
0
0

Advertisement

Table of Contents
loading

Table of Contents