Panasonic MN103001G/F01K User Manual page 200

Panax series microcomputer
Table of Contents

Advertisement

Interrupt Controller
Group 4 interrupt control register
Register symbol: G4ICR
Address:
x'34000110
Purpose:
This register is used to enable group 4 interrupts, and to confirm interrupt requests and detection.
Bit No.
15
14
Bit
-
G4
name
LV2 LV1 LV0
Reset
0
0
Access
R
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Bit No.
Bit name
0
TM8ID
1
TM9ID
2
TMAID
3
TMBID
4
TM8IR
5
TM9IR
6
TMAIR
7
TMBIR
8
TM8IE
9
TM9IE
10
TMAIE
11
TMBIE
12
G4LV0
13
G4LV1
14
G4LV2
15
9-12
13
12
11
10
G4
G4
TMB TMA TM9 TM8 TMB TMA TM9 TM8 TMB TMA TM9 TM8
IE
IE
IE
0
0
0
0
Description
Timer 8 underflow interrupt detection flag
0: No interrupt detected
Timer 9 underflow interrupt detection flag
0: No interrupt detected
Timer A underflow interrupt detection flag
0: No interrupt detected
Timer B underflow interrupt detection flag
0: No interrupt detected
Timer 8 underflow interrupt request flag
0: No interrupt request
Timer 9 underflow interrupt request flag
0: No interrupt request
Timer A underflow interrupt request flag
0: No interrupt request
Timer B underflow interrupt request flag
0: No interrupt request
Timer 8 underflow interrupt enable flag
0: Disabled
Timer 9 underflow interrupt enable flag
0: Disabled
Timer A underflow interrupt enable flag
0: Disabled
Timer B underflow interrupt enable flag
0: Disabled
Group 4 interrupt priority level register (LSB)
Group 4 interrupt priority level register
Group 4 interrupt priority level register (MSB)
Set a level from 6 to 0.
"0" is returned when this bit is read.
9
8
7
6
5
IE
IR
IR
IR
0
0
0
0
0
1: Interrupt detected
1: Interrupt detected
1: Interrupt detected
1: Interrupt detected
1: Interrupt request
1: Interrupt request
1: Interrupt request
1: Interrupt request
1: Enabled
1: Enabled
1: Enabled
1: Enabled
4
3
2
1
IR
ID
ID
ID
ID
0
0
0
0
0
0

Advertisement

Table of Contents
loading

Table of Contents