Fig. 13-3-7 Timing Chart (17) - Panasonic MN103001G/F01K User Manual

Panax series microcomputer
Table of Contents

Advertisement

When a reception error is generated
• Transfer with 7-bit data length, parity on
SBI pin
SBT pin
SCnRXF flag
SCnRBF flag
SCnOEF flag
SCnPEF flag
Interrupt request
When "reception end" is set as the reception interrupt source, an interrupt request is generated when reception ends,
regardless of whether or not an error occurred.
When "reception end with error" is set as the reception interrupt source, an interrupt request is generated when
reception ends with an error having occurred. (An interrupt request is not generated at the moment that the error
occurred.)
An overrun error is generated when reception of the next data is completed before previously received data is read
from the SCnRXB. In this event, the previously received data is lost. The overrun error indicator flag (SCnOEF)
is updated at the moment the final data bit is received.
A parity error is generated when 0-fixed parity is set and a "1" is received, when 1-fixed parity is set and a "0" is
received, when even parity is set and an odd number of ones is received, or when odd parity is set and an even
number of ones is received. The parity error indicator flag (SCnPEF) is updated at the moment the parity bit is
received.
bp0
bp1
bp2
"H"

Fig. 13-3-7 Timing Chart (17)

bp3
bp4
bp5
bp6
Serial Interface
PTY
13-35

Advertisement

Table of Contents
loading

Table of Contents