Serial Eeprom Interface; Default Download Mode - LSI LSI53C875A Technical Manual

Pci to ultra scsi controller
Table of Contents

Advertisement

2.4 Serial EEPROM Interface

2.4.1 Default Download Mode

2-50
The LSI53C875A implements an interface that allows attachment of a
serial EEPROM device to the GPIO0 and GPIO1 pins. There are two
modes of operation relating to the serial EEPROM and the Subsystem
ID and Subsystem Vendor ID registers. These modes are programmable
through the MAD7 pin which is sampled at power-up.
In this mode, MAD7 is pulled down internally, GPIO0 is the serial data
signal (SDA) and GPIO1 is the serial clock signal (SCL). Certain data in
the serial EEPROM is automatically loaded into chip registers at
power-up.
The format of the serial EEPROM data is defined in
download is enabled and an EEPROM is not present, or the checksum
fails, the
Subsystem ID
zeros. At power-up, only five bytes are loaded into the chip from locations
0xFB through 0xFF.
The
Subsystem ID
and
accordance with the PCI specification, with a default value of all zeros if
the download fails.
Functional Description
and
Subsystem Vendor ID
Subsystem Vendor ID
Table
2.7. If the
registers read back all
registers are read only, in

Advertisement

Table of Contents
loading

Table of Contents