Internal Scripts Ram - LSI LSI53C875A Technical Manual

2.2.2 Internal SCRIPTS RAM

2-18
The Phase Mismatch Jump logic powers up disabled and must be
enabled by setting the Phase Mismatch Jump Enable bit (ENPMJ, bit 7
in the Chip Control 0 (CCNTL0)
Utilizing the information supplied in the
1 (PMJAD1) and Phase Mismatch Jump Address 2 (PMJAD2)
described in Chapter 4, "Registers,"
involved in a disconnect/reselect sequence with a modest number of
instructions.
The LSI53C875A has 4 Kbyte (1024 x 32 bits) of internal, general
purpose RAM. The RAM is designed for SCRIPTS program storage, but
is not limited to this type of information. When the chip fetches SCRIPTS
instructions or Table Indirect information from the internal RAM, these
fetches remain internal to the chip and do not use the PCI bus. Other
types of access to the RAM by the chip, except Load/Store, use the PCI
bus, as if they were external accesses. The SCRIPTS RAM powers up
enabled by default.
The RAM can be relocated by the PCI system BIOS anywhere in the
32-bit address space. The
in the PCI configuration space contains the base address of the internal
RAM. To simplify loading of the SCRIPTS instructions, the base address
of the RAM appears in the
when bit 3 of the Chip Test Two (CTEST2)
byte accessible from the PCI bus and is visible to any bus mastering
device on the bus. External accesses to the RAM (by the CPU) follow
the same timing sequence as a standard slave register access, except
that the required target wait-states drop from 5 to 3.
A complete set of development tools is available for writing custom
drivers with SCSI SCRIPTS. For more information on the SCSI SCRIPTS
instructions supported by the LSI53C875A, see
SCRIPTS Instruction Set."
Functional Description
register).
Phase Mismatch Jump Address
SCRIPTS handles all overhead
Base Address Register Two (SCRIPTS RAM)
Scratch Register B (SCRATCHB)
register is set. The RAM is
registers,
register
Chapter 5, "SCSI