Table of Contents
Advertisement
Debug in Depth
Note
When a system-speed access from debug state occurs, the core temporarily drops out of
debug state, so DBGACK might go LOW. If there are peripherals that are sensitive to
the number of memory accesses, they must be forced to behave as though the core is
still in debug state. By programming the EmbeddedICE-RT macrocell control register,
DBGACK can be forced HIGH.
ARM DDI 0210C
Copyright © 2001, 2004 ARM Limited. All rights reserved.
B-29
- Quick Links:
- Architecture
Hide quick links:
Advertisement
Table of Contents
