ARM ARM7TDMI Technical Reference Manual page 172

Instruction Cycle Timings
6-30
Table 6-23 ARM instruction speed summary (continued)
Copyright © 2001, 2004 ARM Limited. All rights reserved.
Instruction Cycle count
MLA S+(m+1)I
MULL S+(m+1)I
MLAL S+(m+2)I
CDP S+bI
LDC, STC (n-1)S+2N+bI
MCR N+bI+C
MRC S+(b+1)I+C
Additional
-
-
-
-
-
-
-
ARM DDI 0210C