Xilinx RocketIO User Manual page 31

Hide thumbs Also See for RocketIO:
Table of Contents

Advertisement

Primitive Attributes
Table 1-6: RocketIO Transceiver Attributes (Continued)
Attribute
CRC_FORMAT
CRC_START_OF_PKT
DEC_MCOMMA_DETECT
DEC_PCOMMA_DETECT
DEC_VALID_COMMA_ONLY
MCOMMA_10B_VALUE
MCOMMA_DETECT
PCOMMA_10B_VALUE
PCOMMA_DETECT
REF_CLK_V_SEL
RX_BUFFER_USE
RX_CRC_USE,
TX_CRC_USE
RX_DATA_WIDTH,
TX_DATA_WIDTH
RocketIO™ Transceiver User Guide
UG024 (v2.3.2) June 24, 2004
ETHERNET, INFINIBAND, FIBRE_CHAN, USER_MODE CRC algorithm
selection. Modifiable only for GT_AURORA_n, GT_XAUI_n, and GT_CUSTOM.
USER_MODE allows user definition of Start of Packet (SOP) and End of Packet
(EOP) K-characters.
NOTE: This attribute is only valid when CRC_FORMAT = USER_MODE.
K28_0, K28_1, K28_2, K28_3, K28_4, K28_5, K28_6, K28_7, K23_7, K27_7,
K29_7, K30_7. Start-of-packet (SOP) K-character for USER_MODE CRC. Must
be one of the twelve legal K-character values.
TRUE/FALSE controls the raising of per-byte flag RXCHARISCOMMA on minus-
comma.
TRUE/FALSE controls the raising of per-byte flag RXCHARISCOMMA on plus-
comma.
TRUE/FALSE controls the raising of RXCHARISCOMMA on an invalid comma.
FALSE: Raise RXCHARISCOMMA on:
0011111xxx
(if DEC_PCOMMA_DETECT is TRUE)
and/or on:
1100000xxx
(if DEC_MCOMMA_DETECT is TRUE)
regardless of the settings of the xxx bits.
TRUE: Raise RXCHARISCOMMA only on valid characters that are in the
8B/10B translation.
This 10-bit vector defines minus-comma for the purpose of raising
RXCOMMADET and realigning the serial bit stream byte boundary. This definition
does not affect 8B/10B encoding or decoding. Also see COMMA_10B_MASK.
TRUE/FALSE indicates whether to raise or not raise RXCOMMADET when
minus-comma is detected.
This 10-bit vector defines plus-comma for the purpose of raising RXCOMMADET
and realigning the serial bit stream byte boundary. This definition does not affect
8B/10B encoding or decoding. Also see COMMA_10B_MASK.
TRUE/FALSE indicates whether to raise or not raise RXCOMMADET when plus-
comma is detected.
1/0:
1: Selects BREFCLK/BREFCLK2 for 2.5 Gb/s or greater serial speeds.
0: Selects REFCLK/REFCLK2 for serial speeds under 2.5 Gb/s.
Always set to TRUE.
TRUE/FALSE determines if CRC is used or not.
Integer (1, 2, or 4). Relates to the data width of the FPGA fabric interface.
www.xilinx.com
1-800-255-7778
Description
R
31

Advertisement

Table of Contents
loading

Table of Contents