Omron SYSMAC CJ - REFERENCE MANUAL 01-2008 Reference Manual page 282

Sysmac cs/cj/one nsj series programmable controllers
Table of Contents

Advertisement

Timer and Counter Instructions
Refresh Methods for Timer/Counter PV
Note
Overview
In the CS1-H, CS1D, CJ1-H, and CJ1M CPU Units, the PV refresh method
can be set to either BCD or binary for all of the timer/counter-related instruc-
tions. (See notes 1 and 2.)
Using binary data instead of BCD allows the SV range for timers and counter
to be increased from 0 to 9999 to 0 to 65535. It also enables using binary data
calculated with other instructions directly as a timer/counter SV. The refresh
method is valid even when setting an SV indirectly (i.e., using the contents of
memory word). (That is, the contents of the addressed word is taken as either
BCD or binary data according to the refresh method that is set.)
Refer to 6-4 Changing the Timer/Counter PV Refresh Mode in the CS/CJ
Series Programming Manual (W394) for details on refresh methods.
1. With CS1-H and CJ1-H CPU Units manufactured prior to 31 May 2002, the
binary instructions will be displayed on the Programming Console with the
mnemonic of the equivalent instruction for BCD operation. (For example,
TIMX0 &16 will be displayed as TIM0 &16.) The instruction, however, will
operate using binary mode.
2. The refresh method can be selected only with CX-Programmer version 3.0
or later. It cannot be selected with version 2.1 or early, or from a Program-
ming Console.
3. User programs that use the binary update mode cannot be read with CX-
Programmer version 2.1 or lower. They can be read only by changing to
BCD mode.
Applicable Instructions
Classification
Timer/counter
HUNDRED-MS TIMER
instructions
TEN-MS TIMER
ONE-MS TIMER
TENTH-MS TIMER (See note.)
HUNDREDTH-MS TIMER (See note.) TMUH(544)
ACCUMULATIVE TIMER
LONG TIMER
MULTI-OUTPUT TIMER
COUNTER
REVERSIBLE COUNTER
RESET TIMER/COUNTER
Block
HUNDRED-MS TIMER WAIT
programming
TEN-MS TIMER WAIT
instructions
COUNTER WAIT
Note TIMU(541), TIMUX(556), TMUH(544), and TMUHX(557) are supported by
CJ1-H-R CPU Units only.
Instruction
TIM
TIMH(015)
TMHH(540)
TIMU(541)
TTIM(087)
TIML(542)
MTIM(543)
CNT
CNTR(012)
CNR(545)
TIMW(813)
TMHW(815)
CNTW(814)
Section 3-6
Mnemonic
BCD
Binary
TIMX(550)
TIMHX(551)
TMHHX(552)
TIMUX(556)
TMUHX(557)
TTIMX(555)
TIMLX(553)
MTIMX(554)
CNTX(546)
CNTRX(548)
CNRX(547)
TIMWX(816)
TMHWX(817)
CNTWX(818)
243

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents