Download Print this page

Renesas 7542 Manual page 28

Single-chip 8-bit cmos microcomputer
Hide thumbs Also See for 7542:

Advertisement

7542 Group
b7
b0
Interrupt source set register
(INTSET: address 000A
b7
b0
Interrupt source discrimination register
(INTDIS: address 000B
b7
b0
Interrupt edge selection register
(INTEDGE : address 003A
Note: P3
does not exist for the 32-pin version and PWQN0036KA-A
6
package.
Accordingly, select P3
Fig. 24 Structure of Interrupt-related registers
Rev.3.02
Oct 31, 2006
REJ03B0006-0302
, initial value: 00
16
Key-on wakeup interrupt valid bit
UART1 bus collision detection interrupt valid bit
A/D conversion interrupt valid bit
Timer 1 interrupt valid bit
Not used (returns "0" when read)
0: Interrupt invalid
1: Interrupt valid
, initial value: 00
16
Key-on wakeup interrupt discrimination bit
UART1 bus collision detection
interrupt discrimination bit
A/D conversion interrupt discrimination bit
Timer 1 interrupt discrimination bit
Not used (returns "0" when read)
0: Interrupt does not occur
1: Interrupt occurs
, initial value: 00
16
INT
interrupt edge selection bit
0
0 : Falling edge active
1 : Rising edge active
INT
interrupt edge selection bit
1
0 : Falling edge active
1 : Rising edge active
INT
input port selection bit
1
0 : P3
6
1 : P3
3
Not used (returns "0" when read)
P0
key-on wakeup enable bit
0
0 : Key-on wakeup enabled
1 : Key-on wakeup disabled
P0
key-on wakeup enable bit
4
0 : Key-on wakeup enabled
1 : Key-on wakeup disabled
P0
key-on wakeup enable bit
6
0 : Key-on wakeup enabled
1 : Key-on wakeup disabled
for the INT
function.
3
1
Page 28 of 134
b7
b0
)
16
)
16
b7
b0
)
16
b7
b0 Interrupt control register 1
b7
b0 Interrupt control register 2
Interrupt request register 1
(IREQ1 : address 003C
, initial value : 00
16
Serial I/O1 receive interrupt request bit
Serial I/O1 transmit interrupt request bit
Serial I/O2 receive interrupt request bit
Serial I/O2 transmit interrupt request bit
INT
interrupt request bit
0
INT
interrupt request bit
1
Key-on wake up/UART1 bus collision detection
interrupt request bit
CNTR
interrupt request bit
0
0 : No interrupt request issued
1 : Interrupt request issued
Interrupt request register 2
(IREQ2 : address 003D
, initial value : 00
16
Capture 0 interrupt request bit
Capture 1 interrupt request bit
Compare interrupt request bit
Timer X interrupt request bit
Timer A interrupt request bit
Timer B interrupt request bit
A/D conversion/Timer 1 interrupt request bit
Not used (returns "0" when read)
(Do not write "1" to this bit)
0 : No interrupt request issued
1 : Interrupt request issued
(ICON1 : address 003E
, initial value : 00
16
Serial I/O1 receive interrupt enable bit
Serial I/O1 transmit interrupt enable bit
Serial I/O2 receive interrupt enable bit
Serial I/O2 transmit interrupt enable bit
INT
interrupt enable bit
0
INT
interrupt enable bit
1
Key-on wake up/UART1 bus collision
detection interrupt enable bit
CNTR
interrupt enable bit
0
0 : Interrupts disabled
1 : Interrupts enabled
(ICON2 : address 003F
, initial value : 00
16
Capture 0 interrupt enable bit
Capture 1 interrupt enable bit
Compare interrupt enable bit
Timer X interrupt enable bit
Timer A interrupt enable bit
Timer B interrupt enable bit
A/D conversion/Timer 1 interrupt enable bit
Not used (returns "0" when read)
(Do not write "1" to this bit)
0 : Interrupts disabled
1 : Interrupts enabled
)
16
)
16
)
16
)
16

Advertisement

loading