Download Print this page

Renesas 7542 Manual page 79

Single-chip 8-bit cmos microcomputer
Hide thumbs Also See for 7542:

Advertisement

7542 Group
Status Register
The status register shows the operating status of the flash
memory and whether erase operations and programs ended suc-
cessfully or in error. It can be read in the following ways:
(1) By reading an arbitrary address from the User ROM area after
writing the read status register command (70
(2) By reading an arbitrary address from the User ROM area in the
period from when the program starts or erase operation starts
to when the read array command (FF
Also, the status register can be cleared by writing the clear status
register command (50
).
16
After reset, the status register is set to "80
Table 12 shows the status register. Each bit in this register is ex-
plained below.
•Sequencer status (SR7)
The sequencer status indicates the operating status of the flash
memory. This bit is set to "0" (busy) during write or erase operation
and is set to "1" when these operations ends.
After power-on, the sequencer status is set to "1" (ready).
Table 12 Definition of each bit in status register
Each bit of
SRD bits
SR7 (bit7)
SR6 (bit6)
SR5 (bit5)
SR4 (bit4)
SR3 (bit3)
SR2 (bit2)
SR1 (bit1)
SR0 (bit0)
Rev.3.02
Oct 31, 2006
REJ03B0006-0302
)
16
) is input.
16
".
16
Status name
Sequencer status
Reserved
Erase status
Program status
Reserved
Reserved
Reserved
Reserved
Page 79 of 134
•Erase status (SR5)
The erase status indicates the operating status of erase operation.
If an erase error occurs, it is set to "1". When the erase status is
cleared, it is reset to "0".
•Program status (SR4)
The program status indicates the operating status of write opera-
tion. When a write error occurs, it is set to "1".
The program status is reset to "0" when it is cleared.
If "1" is written for any of the SR5 and SR4 bits, the read array,
program, and block erase commands are not accepted. Before ex-
ecuting these commands, execute the clear status register
command (50
) and clear the status register.
16
Also, if any commands are not correct, both SR5 and SR4 are set
to "1".
Definition
"1"
Ready
-
Terminated in error
Terminated in error
-
-
-
-
"0"
Busy
-
Terminated normally
Terminated normally
-
-
-
-

Advertisement

loading