Download Print this page

Renesas 7542 Manual page 137

Single-chip 8-bit cmos microcomputer
Hide thumbs Also See for 7542:

Advertisement

REVISION HISTORY
Rev.
Date
Page
3.00 Jun 01, 2005
114-122
3.01 Nov 02, 2005
132
133
1
ROM size of Flash memory version revised.
2
Fig.1 M37542F8GP → M37542FxGP
Fig.2 M37542F8FP → M37542FxFP
3
Fig.3 M37542F8SP → M37542FxSP
5
Table 1 Performance overview added.
10
Table 2 Function of Vcc, Vss revised.
11
Flash memory size revised, and Fig.10 M37542F4 added.
12
Table 3 M37542F4GP,M37542F4FP,M37542F4SP added.
21
Fig. 20 (5) Port P0
24
Table 7 Termination of unused pins added.
46
Description of Serial I/O revised.
53
[UART2 control register (UART2CON)] revised.
54
Fig. 64 UART2 contorl register revised.
60
Description of Clock Generating Circuit revised. Fig. 74 revised.
63
Fig. 79 revised.
72
Table 9 Temperature at program/erase added.
73
Fig.94 16 Kbyte ROM Product added.
77
Table 11 List of software commands (CPU rewrite mode) revised.
86
Fig.104 M37542F8GP → M37542FxGP
87
Fig.105 M37542F8SP → M37542FxSP
Fig.106 M37542F8FP → M37542FxFP
91
Fig.109 M37542F8GP → M37542FxGP
92
Fig.110 M37542F8SP → M37542FxSP
Fig.111 M37542F8FP → M37542FxFP
95
M37542F4GP,M37542F4FP,M37542F4SP added.
Table 15 Conditions: Description added.
98
Table 18 Note 1 added.
100
Table 20, Fig. 104 added.
105
Table 28 Conditions: Description added.
108
Table 31 Note 1 added.
110
Table 34, Fig. 106 added.
Extended operating temperature 125 °C version added.
125
(2) How to reference the processor status register revised.
Fig. 2 revised.
-
Package revised.
-
Bit name revised: STP instruction disable bit → STP instruction function selection bit
57
- Description for "Operation of STP instruction function selection bit" revised.
- Notes on Watchdog Timer added.
- Fig.68: Blodk diagram of watchdog timer revised.
- Fig.69: Bit 6 and Bit 7 of WDTCON revised.
Bit 6: Bit name and its description revised. (Bit function is not changed.)
→ STP instruction function selection bit
0 : System enters into the stop mode at the STP instruction execution
1 : Internal reset occurs at the STP instruction execution
61
-Notes on Clock Generating Circuit : Note on Count source added.
Notes on Watchdog Timer : Note on Count source added.
Notes on Clock Generating Circuit : Note on Count source added.
7542 Group Datasheet
Description
Summary
revised.
5
A - 3

Advertisement

loading